CMS 3D CMS Logo
List of all members | Public Member Functions | Public Attributes | Private Member Functions
pos::PixelFEDCard Class Reference
"Configuration Objects"

This is the documentation about PixelFEDCard... More...

#include <PixelFEDCard.h>

Inheritance diagram for pos::PixelFEDCard:
pos::PixelConfigBase

Public Member Functions

uint64_t enabledChannels ()
 
 PixelFEDCard ()
 
 PixelFEDCard (std::string filename)
 
 PixelFEDCard (std::vector< std::vector< std::string > > &tab)
 
void readDBROCLevels (std::vector< std::vector< std::string > > &tableMat, int first, int last)
 
void readDBTBMLevels (std::vector< std::vector< std::string > > &tableMat, int first, int last)
 
void restoreBaselinAndChannelMasks ()
 
void restoreControlAndModeRegister ()
 
void setChannel (unsigned int iChannel, bool mode)
 
bool useChannel (unsigned int iChannel)
 
void writeASCII (std::string dir="") const override
 
void writeXML (pos::PixelConfigKey key, int version, std::string path) const override
 
void writeXML (std::ofstream *fedstream, std::ofstream *rocstream, std::ofstream *tbmstream) const override
 
void writeXML (std::ofstream *out) const override
 
void writeXMLHeader (pos::PixelConfigKey key, int version, std::string path, std::ofstream *fedstream, std::ofstream *roclvlstream, std::ofstream *tbmlvlsteram) const override
 
void writeXMLHeader (pos::PixelConfigKey key, int version, std::string path, std::ofstream *out) const override
 
void writeXMLTrailer (std::ofstream *fedstream, std::ofstream *recostream, std::ofstream *tbmstream) const override
 
void writeXMLTrailer (std::ofstream *out) const override
 
 ~PixelFEDCard () override
 
- Public Member Functions inherited from pos::PixelConfigBase
std::string creator ()
 
std::string date ()
 
std::string description ()
 
std::string getAuthor () const
 
std::string getComment () const
 
 PixelConfigBase (std::string description, std::string creator, std::string date)
 
void setAuthor (std::string author)
 
void setComment (std::string comment)
 
virtual ~PixelConfigBase ()
 

Public Attributes

int BlackHi [36]
 
int BlackLo [36]
 
int BusyHoldMin
 
int BusyWhenBehind
 
unsigned int Ccntrl
 
int Ccntrl_original
 
unsigned int ClkDes2
 
unsigned int clkphs10_18
 
unsigned int clkphs19_27
 
unsigned int clkphs1_9
 
unsigned int clkphs28_36
 
int CoarseDel
 
int DelayCh [36]
 
int Errlvl
 
int FeatureRegister
 
unsigned long FEDBASE_0
 
unsigned long fedNumber
 
int FedTTCDelay
 
int FIFO2Limit
 
int fifo3Wrnlvl
 
int FineDes1Del
 
int FineDes2Del
 
int LastDacOff
 
int modeRegister
 
int modeRegister_original
 
int N_hitlimit
 
unsigned int N_Pword
 
unsigned int N_TBMmask
 
int N_testreg
 
unsigned int Nadcg
 
unsigned int Nbaseln
 
int Nbaseln_original
 
int NC_hitlimit
 
unsigned int NC_Pword
 
unsigned int NC_TBMmask
 
int NC_testreg
 
unsigned int NCadcg
 
unsigned int NCbaseln
 
int NCbaseln_original
 
unsigned int NCcntrl
 
unsigned int NCcntrl_original
 
int NCfifo1Bzlvl
 
unsigned int Ncntrl
 
unsigned int Ncntrl_original
 
int Nfifo1Bzlvl
 
int NRocs [36]
 
int offs_dac [36]
 
int Ooslvl
 
int opt_cap [3]
 
int opt_inadj [3]
 
int opt_ouadj [3]
 
int ROC_L0 [36][26]
 
int ROC_L1 [36][26]
 
int ROC_L2 [36][26]
 
int ROC_L3 [36][26]
 
int ROC_L4 [36][26]
 
int S_hitlimit
 
unsigned int S_Pword
 
unsigned int S_TBMmask
 
int S_testreg
 
unsigned int Sadcg
 
unsigned int Sbaseln
 
int Sbaseln_original
 
int SC_hitlimit
 
unsigned int SC_Pword
 
unsigned int SC_TBMmask
 
int SC_testreg
 
unsigned int SCadcg
 
unsigned int SCbaseln
 
int SCbaseln_original
 
unsigned int SCcntrl
 
unsigned int SCcntrl_original
 
int SCfifo1Bzlvl
 
unsigned int Scntrl
 
unsigned int Scntrl_original
 
int Sfifo1Bzlvl
 
int SimHitsPerRoc
 
int SPARE1
 
int SPARE10
 
int SPARE2
 
int SPARE3
 
int SPARE4
 
int SPARE5
 
int SPARE6
 
int SPARE7
 
int SPARE8
 
int SPARE9
 
unsigned int SpecialDac
 
int TBM_L0 [36]
 
int TBM_L1 [36]
 
int TBM_L2 [36]
 
int TBM_L3 [36]
 
int TBM_L4 [36]
 
int TimeoutOROOSLimit
 
int TriggerHoldoff
 
int TRL_L0 [36]
 
int TRL_L1 [36]
 
int TRL_L2 [36]
 
int TRL_L3 [36]
 
int TRL_L4 [36]
 
int Ublack [36]
 

Private Member Functions

void clear (void)
 

Detailed Description

This is the documentation about PixelFEDCard...

" "

The structure which holds all the informations needed to setup a pixel FED. Danek Kotlinski 18/4/06

Definition at line 27 of file PixelFEDCard.h.

Constructor & Destructor Documentation

◆ PixelFEDCard() [1/3]

PixelFEDCard::PixelFEDCard ( )

Definition at line 18 of file PixelFEDCard.cc.

18 : PixelConfigBase(" ", " ", " ") { clear(); }

References clear().

◆ PixelFEDCard() [2/3]

pos::PixelFEDCard::PixelFEDCard ( std::string  filename)

◆ PixelFEDCard() [3/3]

pos::PixelFEDCard::PixelFEDCard ( std::vector< std::vector< std::string > > &  tab)

◆ ~PixelFEDCard()

pos::PixelFEDCard::~PixelFEDCard ( )
inlineoverride

Definition at line 44 of file PixelFEDCard.h.

44 {};

Member Function Documentation

◆ clear()

void PixelFEDCard::clear ( void  )
private

Definition at line 1093 of file PixelFEDCard.cc.

1093  {
1094  FEDBASE_0 = 0;
1095  fedNumber = 999;
1096  for (int i = 0; i < 36; i++) {
1097  NRocs[i] = 0;
1098  offs_dac[i] = 0;
1099  BlackHi[i] = 0;
1100  BlackLo[i] = 0;
1101  Ublack[i] = 0;
1102  DelayCh[i] = 0;
1103  TBM_L0[i] = 0;
1104  TBM_L1[i] = 0;
1105  TBM_L2[i] = 0;
1106  TBM_L3[i] = 0;
1107  TBM_L4[i] = 0;
1108  TRL_L0[i] = 0;
1109  TRL_L1[i] = 0;
1110  TRL_L2[i] = 0;
1111  TRL_L3[i] = 0;
1112  TRL_L4[i] = 0;
1113  }
1114  for (int i = 0; i < 3; i++) {
1115  opt_cap[i] = 0;
1116  opt_inadj[i] = 0;
1117  opt_ouadj[i] = 0;
1118  }
1119  clkphs1_9 = 0;
1120  clkphs10_18 = 0;
1121  clkphs19_27 = 0;
1122  clkphs28_36 = 0;
1123 
1124  for (int i = 0; i < 36; i++) {
1125  for (int j = 0; j < 26; j++) {
1126  ROC_L0[i][j] = 0;
1127  ROC_L1[i][j] = 0;
1128  ROC_L2[i][j] = 0;
1129  ROC_L3[i][j] = 0;
1130  ROC_L4[i][j] = 0;
1131  }
1132  }
1133  Ncntrl = 0;
1134  NCcntrl = 0;
1135  SCcntrl = 0;
1136  Scntrl = 0;
1137  CoarseDel = 0;
1138  ClkDes2 = 0;
1139  FineDes2Del = 0;
1140  FineDes1Del = 0;
1141  Ccntrl = 0;
1142  modeRegister = 0;
1143  Nadcg = 0;
1144  NCadcg = 0;
1145  SCadcg = 0;
1146  Sadcg = 0;
1147  Nbaseln = 0;
1148  NCbaseln = 0;
1149  SCbaseln = 0;
1150  Sbaseln = 0;
1151  N_TBMmask = 0;
1152  NC_TBMmask = 0;
1153  SC_TBMmask = 0;
1154  S_TBMmask = 0;
1155  N_Pword = 0;
1156  NC_Pword = 0;
1157  SC_Pword = 0;
1158  S_Pword = 0;
1159  SpecialDac = 0;
1160  Ooslvl = 0;
1161  Errlvl = 0;
1162  Nfifo1Bzlvl = 0;
1163  NCfifo1Bzlvl = 0;
1164  SCfifo1Bzlvl = 0;
1165  Sfifo1Bzlvl = 0;
1166  fifo3Wrnlvl = 0;
1167 
1168  BusyHoldMin = 0;
1169  BusyWhenBehind = 0;
1170  FeatureRegister = 0;
1171  FIFO2Limit = 0;
1172  LastDacOff = 0;
1173  SimHitsPerRoc = 0;
1174  TimeoutOROOSLimit = 0;
1175  TriggerHoldoff = 0;
1176 
1177  SPARE1 = 0;
1178  SPARE2 = 0;
1179  SPARE3 = 0;
1180  SPARE4 = 0;
1181  SPARE5 = 0;
1182  SPARE6 = 0;
1183  SPARE7 = 0;
1184  SPARE8 = 0;
1185  SPARE9 = 0;
1186  SPARE10 = 0;
1187 }

References BlackHi, BlackLo, BusyHoldMin, BusyWhenBehind, Ccntrl, ClkDes2, clkphs10_18, clkphs19_27, clkphs1_9, clkphs28_36, CoarseDel, DelayCh, Errlvl, FeatureRegister, FEDBASE_0, fedNumber, FIFO2Limit, fifo3Wrnlvl, FineDes1Del, FineDes2Del, mps_fire::i, dqmiolumiharvest::j, LastDacOff, modeRegister, N_Pword, N_TBMmask, Nadcg, Nbaseln, NC_Pword, NC_TBMmask, NCadcg, NCbaseln, NCcntrl, NCfifo1Bzlvl, Ncntrl, Nfifo1Bzlvl, NRocs, offs_dac, Ooslvl, opt_cap, opt_inadj, opt_ouadj, ROC_L0, ROC_L1, ROC_L2, ROC_L3, ROC_L4, S_Pword, S_TBMmask, Sadcg, Sbaseln, SC_Pword, SC_TBMmask, SCadcg, SCbaseln, SCcntrl, SCfifo1Bzlvl, Scntrl, Sfifo1Bzlvl, SimHitsPerRoc, SPARE1, SPARE10, SPARE2, SPARE3, SPARE4, SPARE5, SPARE6, SPARE7, SPARE8, SPARE9, SpecialDac, TBM_L0, TBM_L1, TBM_L2, TBM_L3, TBM_L4, TimeoutOROOSLimit, TriggerHoldoff, TRL_L0, TRL_L1, TRL_L2, TRL_L3, TRL_L4, and Ublack.

Referenced by PixelFEDCard(), and BeautifulSoup.Tag::setString().

◆ enabledChannels()

uint64_t PixelFEDCard::enabledChannels ( )

Definition at line 2007 of file PixelFEDCard.cc.

2007  {
2008  uint64_t channels = 0;
2009  // return a 64-bit word with low 36 bits set if a channel is enabled
2010  // if bits are set in the control registers, transfer of data from
2011  // fifo1 to fifo 2 is not done, meaning the channel is disabled.
2012  channels = (Ncntrl & 0x1ffLL); // Add LL for SLC4, d.k. 12/07
2013  channels += (NCcntrl & 0x1ffLL) << 9;
2014  channels += (SCcntrl & 0x1ffLL) << 18;
2015  channels += (Scntrl & 0x1ffLL) << 27;
2016  return ~channels; //bitwise complement to get enabled channels
2017 }

References ewkTauDQM_cfi::channels, L1DTConfigBti_cff::LL, NCcntrl, Ncntrl, SCcntrl, and Scntrl.

Referenced by setChannel(), and useChannel().

◆ readDBROCLevels()

void PixelFEDCard::readDBROCLevels ( std::vector< std::vector< std::string > > &  tableMat,
int  first,
int  last 
)

EXTERNAL_TABLE_NAME: ROC_ANALOG_LEVELS (VIEW: CONF_KEY_ROC_LEVELS_V)

CONFIG_KEY NOT NULL VARCHAR2(80) KEY_TYPE NOT NULL VARCHAR2(80) KEY_ALIAS NOT NULL VARCHAR2(80) VERSION VARCHAR2(40) KIND_OF_COND NOT NULL VARCHAR2(40) ROC_NAME VARCHAR2(200) FED_ROC_NUM NUMBER(38) PIXEL_FED NUMBER(38) FED_CHAN NUMBER(38) ROC_L0 NOT NULL NUMBER(38) ROC_L0[1-36][1-21/24/8/16] indexes taken from FED_CHAN and FED_ROC_NUM respec. ROC_L1 NOT NULL NUMBER(38) ROC_L1[1-36][1-21/24/8/16] indexes taken from FED_CHAN and FED_ROC_NUM respec. ROC_L2 NOT NULL NUMBER(38) ROC_L2[1-36][1-21/24/8/16] indexes taken from FED_CHAN and FED_ROC_NUM respec. ROC_L3 NOT NULL NUMBER(38) ROC_L3[1-36][1-21/24/8/16] indexes taken from FED_CHAN and FED_ROC_NUM respec. ROC_L4 NOT NULL NUMBER(38) ROC_L4[1-36][1-21/24/8/16] indexes taken from FED_CHAN and FED_ROC_NUM respec. ROC_B NUMBER(38) ROC_UB NUMBER(38)

Definition at line 506 of file PixelFEDCard.cc.

506  {
507  string mthn = "[PixelFEDCard::readDBROCLevels()] ";
508  map<string, int> colM;
509  vector<string> colNames;
510 
533  colNames.push_back("CONFIG_KEY");
534  colNames.push_back("KEY_TYPE");
535  colNames.push_back("KEY_ALIAS");
536  colNames.push_back("VERSION");
537  colNames.push_back("KIND_OF_COND");
538  colNames.push_back("ROC_NAME");
539  colNames.push_back("FED_ROC_NUM");
540  colNames.push_back("PIXEL_FED");
541  colNames.push_back("FED_CHAN");
542  colNames.push_back("ROC_L0");
543  colNames.push_back("ROC_L1");
544  colNames.push_back("ROC_L2");
545  colNames.push_back("ROC_L3");
546  colNames.push_back("ROC_L4");
547  colNames.push_back("ROC_B");
548  colNames.push_back("ROC_UB");
549  /*
550  colNames.push_back("CONFIG_KEY_ID" );
551  colNames.push_back("CONFIG_KEY" );
552  colNames.push_back("VERSION" );
553  colNames.push_back("KIND_OF_COND" );
554  colNames.push_back("PXLFED_NAME" );
555  colNames.push_back("FED_CHAN" );
556  colNames.push_back("AOH_CHAN" );
557  colNames.push_back("ROC_NAME" );
558  colNames.push_back("HUB_ADDRS" );
559  colNames.push_back("PORT_NUMBER" );
560  colNames.push_back("ROC_I2C_ADDR" );
561  colNames.push_back("GEOM_ROC_NUM" );
562  colNames.push_back("FED_ROC_NUM" );
563  colNames.push_back("ROC_L0" );
564  colNames.push_back("ROC_L1" );
565  colNames.push_back("ROC_L2" );
566  colNames.push_back("ROC_L3" );
567  colNames.push_back("ROC_L4" );
568 */
569  // Retrieve header row and cross check that everyfield is there.
570  for (unsigned int c = 0; c < tableMat[firstRow].size(); c++) {
571  for (unsigned int n = 0; n < colNames.size(); n++) {
572  if (tableMat[firstRow][c] == colNames[n]) {
573  colM[colNames[n]] = c;
574  break;
575  }
576  }
577  } //end for
578  for (unsigned int n = 0; n < colNames.size(); n++) {
579  if (colM.find(colNames[n]) == colM.end()) {
580  std::cerr << mthn << "\tCouldn't find in the database the column with name " << colNames[n] << std::endl;
581  assert(0);
582  }
583  }
584  // Address levels 1 per channel (36) per roc(max=26)
585  // int ROC_L0[36][26],ROC_L1[36][26],ROC_L2[36][26],ROC_L3[36][26],ROC_L4[36][26];
586 
587  for (int r = firstRow + 1; r < lastRow; r++) //Goes to every row of the Matrix (MUST BE 36, one for each FED channel)
588  {
589  ROC_L0[atoi(tableMat[r][colM["FED_CHAN"]].c_str()) - 1][atoi(tableMat[r][colM["FED_ROC_NUM"]].c_str())] =
590  atoi(tableMat[r][colM["ROC_L0"]].c_str());
591  ROC_L1[atoi(tableMat[r][colM["FED_CHAN"]].c_str()) - 1][atoi(tableMat[r][colM["FED_ROC_NUM"]].c_str())] =
592  atoi(tableMat[r][colM["ROC_L1"]].c_str());
593  ROC_L2[atoi(tableMat[r][colM["FED_CHAN"]].c_str()) - 1][atoi(tableMat[r][colM["FED_ROC_NUM"]].c_str())] =
594  atoi(tableMat[r][colM["ROC_L2"]].c_str());
595  ROC_L3[atoi(tableMat[r][colM["FED_CHAN"]].c_str()) - 1][atoi(tableMat[r][colM["FED_ROC_NUM"]].c_str())] =
596  atoi(tableMat[r][colM["ROC_L3"]].c_str());
597  ROC_L4[atoi(tableMat[r][colM["FED_CHAN"]].c_str()) - 1][atoi(tableMat[r][colM["FED_ROC_NUM"]].c_str())] =
598  atoi(tableMat[r][colM["ROC_L4"]].c_str());
599  }
600 }

References cms::cuda::assert(), HltBtagPostValidation_cff::c, beam_dqm_sourceclient-live_cfg::cerr, dqmiodumpmetadata::n, alignCSCRings::r, ROC_L0, ROC_L1, ROC_L2, ROC_L3, and ROC_L4.

◆ readDBTBMLevels()

void PixelFEDCard::readDBTBMLevels ( std::vector< std::vector< std::string > > &  tableMat,
int  first,
int  last 
)

EXTERNAL_TABLE_NAME: TBM_ANALOG_LEVELS (VIEW: CONF_KEY_TBM_LEVELS_V)

CONFIG_KEY NOT NULL VARCHAR2(80) KEY_TYPE NOT NULL VARCHAR2(80) KEY_ALIAS NOT NULL VARCHAR2(80) VERSION VARCHAR2(40) KIND_OF_COND NOT NULL VARCHAR2(40) TBM_NAME VARCHAR2(200) PIXEL_FED NUMBER(38) FED_CHAN NUMBER(38) TBMA_HEAD_L0 NUMBER(38) TBM_L0[1-36] index taken from FED_CHAN TBMA_HEAD_L1 NUMBER(38) TBM_L1[1-36] index taken from FED_CHAN TBMA_HEAD_L2 NUMBER(38) TBM_L2[1-36] index taken from FED_CHAN TBMA_HEAD_L3 NUMBER(38) TBM_L3[1-36] index taken from FED_CHAN TBMA_HEAD_L4 NUMBER(38) TBM_L4[1-36] index taken from FED_CHAN TBMA_TRAIL_L0 NUMBER(38) TRL_L0[1-36] index taken from FED_CHAN TBMA_TRAIL_L1 NUMBER(38) TRL_L1[1-36] index taken from FED_CHAN TBMA_TRAIL_L2 NUMBER(38) TRL_L2[1-36] index taken from FED_CHAN TBMA_TRAIL_L3 NUMBER(38) TRL_L3[1-36] index taken from FED_CHAN TBMA_TRAIL_L4 NUMBER(38) TRL_L4[1-36] index taken from FED_CHAN TBMA_HEAD_B NUMBER(38) TBMA_HEAD_UB NUMBER(38) TBMA_TRAIL_B NUMBER(38) TBMA_TRAIL_UB NUMBER(38)

Definition at line 395 of file PixelFEDCard.cc.

395  {
396  string mthn = "[PixelFEDCard::readDBTBMLevels()] ";
397  vector<string> ins = tableMat[firstRow];
398  map<string, int> colM;
399  vector<string> colNames;
400 
429  colNames.push_back("CONFIG_KEY");
430  colNames.push_back("KEY_TYPE");
431  colNames.push_back("KEY_ALIAS");
432  colNames.push_back("VERSION");
433  colNames.push_back("KIND_OF_COND");
434  colNames.push_back("TBM_NAME");
435  colNames.push_back("PIXEL_FED");
436  colNames.push_back("FED_CHAN");
437  colNames.push_back("TBMA_HEAD_L0");
438  colNames.push_back("TBMA_HEAD_L1");
439  colNames.push_back("TBMA_HEAD_L2");
440  colNames.push_back("TBMA_HEAD_L3");
441  colNames.push_back("TBMA_HEAD_L4");
442  colNames.push_back("TBMA_TRAIL_L0");
443  colNames.push_back("TBMA_TRAIL_L1");
444  colNames.push_back("TBMA_TRAIL_L2");
445  colNames.push_back("TBMA_TRAIL_L3");
446  colNames.push_back("TBMA_TRAIL_L4");
447  colNames.push_back("TBMA_HEAD_B");
448  colNames.push_back("TBMA_HEAD_UB");
449  colNames.push_back("TBMA_TRAIL_B");
450  colNames.push_back("TBMA_TRAIL_UB");
451  /*
452  colNames.push_back("CONFIG_KEY_ID" );
453  colNames.push_back("CONFIG_KEY" );
454  colNames.push_back("VERSION" );
455  colNames.push_back("CONDITION_DATA_SET_ID" );
456  colNames.push_back("KIND_OF_CONDITION_ID" );
457  colNames.push_back("KIND_OF_COND" );
458  colNames.push_back("PXLFED_NAME" );
459  colNames.push_back("FED_CHAN" );
460  colNames.push_back("TBM_PART_ID" );
461  colNames.push_back("TBM_SER_NUM" );
462  colNames.push_back("PANEL_NAME" );
463  colNames.push_back("HUB_ADDRS" );
464  colNames.push_back("TBMA_HEAD_L0" );
465  colNames.push_back("TBMA_HEAD_L1" );
466  colNames.push_back("TBMA_HEAD_L2" );
467  colNames.push_back("TBMA_HEAD_L3" );
468  colNames.push_back("TBMA_HEAD_L4" );
469  colNames.push_back("TBMA_TRAIL_L0" );
470  colNames.push_back("TBMA_TRAIL_L1" );
471  colNames.push_back("TBMA_TRAIL_L2" );
472  colNames.push_back("TBMA_TRAIL_L3" );
473  colNames.push_back("TBMA_TRAIL_L4" );
474 */
475  // Retrieve header row and cross check that everyfield is there.
476  for (unsigned int c = 0; c < ins.size(); c++) {
477  for (unsigned int n = 0; n < colNames.size(); n++) {
478  if (tableMat[firstRow][c] == colNames[n]) {
479  colM[colNames[n]] = c;
480  break;
481  }
482  }
483  } //end for
484  for (unsigned int n = 0; n < colNames.size(); n++) {
485  if (colM.find(colNames[n]) == colM.end()) {
486  std::cerr << mthn << "\tCouldn't find in the database the column with name " << colNames[n] << std::endl;
487  assert(0);
488  }
489  }
490  for (int r = firstRow + 1; r < lastRow; r++) //Goes to every row of the Matrix (MUST BE 36, one for each FED channel)
491  {
492  //Signal levels for the TBM, one per channel
493  TBM_L0[atoi(tableMat[r][colM["FED_CHAN"]].c_str()) - 1] = atoi(tableMat[r][colM["TBMA_HEAD_L0"]].c_str());
494  TBM_L1[atoi(tableMat[r][colM["FED_CHAN"]].c_str()) - 1] = atoi(tableMat[r][colM["TBMA_HEAD_L1"]].c_str());
495  TBM_L2[atoi(tableMat[r][colM["FED_CHAN"]].c_str()) - 1] = atoi(tableMat[r][colM["TBMA_HEAD_L2"]].c_str());
496  TBM_L3[atoi(tableMat[r][colM["FED_CHAN"]].c_str()) - 1] = atoi(tableMat[r][colM["TBMA_HEAD_L3"]].c_str());
497  TBM_L4[atoi(tableMat[r][colM["FED_CHAN"]].c_str()) - 1] = atoi(tableMat[r][colM["TBMA_HEAD_L4"]].c_str());
498  TRL_L0[atoi(tableMat[r][colM["FED_CHAN"]].c_str()) - 1] = atoi(tableMat[r][colM["TBMA_TRAIL_L0"]].c_str());
499  TRL_L1[atoi(tableMat[r][colM["FED_CHAN"]].c_str()) - 1] = atoi(tableMat[r][colM["TBMA_TRAIL_L1"]].c_str());
500  TRL_L2[atoi(tableMat[r][colM["FED_CHAN"]].c_str()) - 1] = atoi(tableMat[r][colM["TBMA_TRAIL_L2"]].c_str());
501  TRL_L3[atoi(tableMat[r][colM["FED_CHAN"]].c_str()) - 1] = atoi(tableMat[r][colM["TBMA_TRAIL_L3"]].c_str());
502  TRL_L4[atoi(tableMat[r][colM["FED_CHAN"]].c_str()) - 1] = atoi(tableMat[r][colM["TBMA_TRAIL_L4"]].c_str());
503  }
504 }

References cms::cuda::assert(), HltBtagPostValidation_cff::c, beam_dqm_sourceclient-live_cfg::cerr, cuy::ins, dqmiodumpmetadata::n, alignCSCRings::r, TBM_L0, TBM_L1, TBM_L2, TBM_L3, TBM_L4, TRL_L0, TRL_L1, TRL_L2, TRL_L3, and TRL_L4.

◆ restoreBaselinAndChannelMasks()

void PixelFEDCard::restoreBaselinAndChannelMasks ( )

Definition at line 2044 of file PixelFEDCard.cc.

2044  {
2045  Ncntrl = Ncntrl_original;
2046  NCcntrl = NCcntrl_original;
2047  SCcntrl = SCcntrl_original;
2048  Scntrl = Scntrl_original;
2049 
2050  Nbaseln = Nbaseln_original;
2051  NCbaseln = NCbaseln_original;
2052  SCbaseln = SCbaseln_original;
2053  Sbaseln = Sbaseln_original;
2054 }

References Nbaseln, Nbaseln_original, NCbaseln, NCbaseln_original, NCcntrl, NCcntrl_original, Ncntrl, Ncntrl_original, Sbaseln, Sbaseln_original, SCbaseln, SCbaseln_original, SCcntrl, SCcntrl_original, Scntrl, and Scntrl_original.

◆ restoreControlAndModeRegister()

void PixelFEDCard::restoreControlAndModeRegister ( )

Definition at line 2056 of file PixelFEDCard.cc.

2056  {
2057  Ccntrl = Ccntrl_original;
2058  modeRegister = modeRegister_original;
2059 }

References Ccntrl, Ccntrl_original, modeRegister, and modeRegister_original.

◆ setChannel()

void PixelFEDCard::setChannel ( unsigned int  iChannel,
bool  mode 
)

Definition at line 2024 of file PixelFEDCard.cc.

2024  {
2025  assert(iChannel > 0 && iChannel < 37);
2026  long long mask = enabledChannels();
2027  long long bit = 0x1LL << (iChannel - 1);
2028  if (mode) {
2029  mask = mask | bit;
2030  } else {
2031  bit = ~bit;
2032  mask = mask & bit;
2033  }
2034  mask = ~mask;
2035  Ncntrl = (Ncntrl & 0xffff0000LL) | (mask & 0x1ffLL);
2036  mask = mask >> 9;
2037  NCcntrl = (NCcntrl & 0xffff0000LL) | (mask & 0x1ffLL);
2038  mask = mask >> 9;
2039  SCcntrl = (SCcntrl & 0xffff0000LL) | (mask & 0x1ffLL);
2040  mask = mask >> 9;
2041  Scntrl = (Scntrl & 0xffff0000LL) | (mask & 0x1ffLL);
2042 }

References cms::cuda::assert(), enabledChannels(), L1DTConfigBti_cff::LL, ALCARECOPromptCalibProdSiPixelAli0T_cff::mode, NCcntrl, Ncntrl, SCcntrl, and Scntrl.

Referenced by pos::PixelConfigurationVerifier::checkChannelEnable().

◆ useChannel()

bool PixelFEDCard::useChannel ( unsigned int  iChannel)

Definition at line 2019 of file PixelFEDCard.cc.

2019  {
2020  assert(iChannel > 0 && iChannel < 37);
2021  return (enabledChannels() >> (iChannel - 1)) & 0x1LL;
2022 }

References cms::cuda::assert(), enabledChannels(), and L1DTConfigBti_cff::LL.

Referenced by pos::PixelConfigurationVerifier::checkChannelEnable().

◆ writeASCII()

void PixelFEDCard::writeASCII ( std::string  dir = "") const
overridevirtual

Implements pos::PixelConfigBase.

Definition at line 1190 of file PixelFEDCard.cc.

1190  {
1191  std::string mthn = "[PixelFEDCard::writeASCII()]\t\t\t\t ";
1192 
1193  ostringstream s1;
1194  s1 << fedNumber;
1195  std::string fedNum = s1.str();
1196 
1197  if (!dir.empty())
1198  dir += "/";
1199 
1200  std::string filename = dir + "params_fed_" + fedNum + ".dat";
1201 
1202  FILE *outfile = fopen((filename.c_str()), "w");
1203  if (outfile == nullptr) {
1204  cout << __LINE__ << "]\t" << mthn << "Could not open file: " << filename << " for writing" << endl;
1205  return;
1206  }
1207 
1208  //Fed Base Address
1209  fprintf(outfile, "FED Base address :0x%lx\n", FEDBASE_0);
1210  fprintf(outfile, "FEDID Number :0x%lx\n", fedNumber);
1211 
1212  // Number of ROCs
1213  int ijx = 0;
1214  for (int i = 0; i < 36; i++) {
1215  ijx = i + 1;
1216  fprintf(outfile, "Number of ROCs Chnl %d:%d\n", ijx, NRocs[i]);
1217  }
1218 
1219  //Settable optical input parameters
1220  fprintf(outfile, "Optical reciever 1 Capacitor Adjust(0-3):%d\n", opt_cap[0]);
1221  fprintf(outfile, "Optical reciever 2 Capacitor Adjust(0-3):%d\n", opt_cap[1]);
1222  fprintf(outfile, "Optical reciever 3 Capacitor Adjust(0-3):%d\n", opt_cap[2]);
1223  fprintf(outfile, "Optical reciever 1 Input Offset (0-15) :%d\n", opt_inadj[0]);
1224  fprintf(outfile, "Optical reciever 2 Input Offset (0-15) :%d\n", opt_inadj[1]);
1225  fprintf(outfile, "Optical reciever 3 Input Offset (0-15) :%d\n", opt_inadj[2]);
1226  fprintf(outfile, "Optical reciever 1 Output Offset (0-3) :%d\n", opt_ouadj[0]);
1227  fprintf(outfile, "Optical reciever 2 Output Offset (0-3) :%d\n", opt_ouadj[1]);
1228  fprintf(outfile, "Optical reciever 3 Output Offset (0-3) :%d\n", opt_ouadj[2]);
1229 
1230  //input offset dac
1231  for (int i = 0; i < 36; i++) {
1232  fprintf(outfile, "Offset DAC channel %d:%d\n", i + 1, offs_dac[i]);
1233  }
1234 
1235  //clock phases
1236  fprintf(outfile, "Clock Phase Bits ch 1-9:0x%x\n", clkphs1_9);
1237  fprintf(outfile, "Clock Phase Bits ch 10-18:0x%x\n", clkphs10_18);
1238  fprintf(outfile, "Clock Phase Bits ch 19-27:0x%x\n", clkphs19_27);
1239  fprintf(outfile, "Clock Phase Bits ch 28-36:0x%x\n", clkphs28_36);
1240 
1241  //Blacks
1242  for (int i = 0; i < 36; i++) {
1243  fprintf(outfile, "Black HiThold ch %d:%d \n", i + 1, BlackHi[i]);
1244  fprintf(outfile, "Black LoThold ch %d:%d \n", i + 1, BlackLo[i]);
1245  fprintf(outfile, "ULblack Thold ch %d:%d \n", i + 1, Ublack[i]);
1246  }
1247 
1248  //Channel delays
1249  for (int i = 0; i < 36; i++) {
1250  fprintf(outfile, "Delay channel %d(0-15):%d\n", i + 1, DelayCh[i]);
1251  }
1252 
1253  //Signal levels
1254  for (int i = 0; i < 36; i++) {
1255  fprintf(outfile, "TBM level 0 Channel %d:%d\n", i + 1, TBM_L0[i]);
1256  fprintf(outfile, "TBM level 1 Channel %d:%d\n", i + 1, TBM_L1[i]);
1257  fprintf(outfile, "TBM level 2 Channel %d:%d\n", i + 1, TBM_L2[i]);
1258  fprintf(outfile, "TBM level 3 Channel %d:%d\n", i + 1, TBM_L3[i]);
1259  fprintf(outfile, "TBM level 4 Channel %d:%d\n", i + 1, TBM_L4[i]);
1260 
1261  for (int j = 0; j < NRocs[i]; j++) {
1262  fprintf(outfile, "ROC%d level 0 Channel %d :%d\n", j, i + 1, ROC_L0[i][j]);
1263  fprintf(outfile, "ROC%d level 1 Channel %d :%d\n", j, i + 1, ROC_L1[i][j]);
1264  fprintf(outfile, "ROC%d level 2 Channel %d :%d\n", j, i + 1, ROC_L2[i][j]);
1265  fprintf(outfile, "ROC%d level 3 Channel %d :%d\n", j, i + 1, ROC_L3[i][j]);
1266  fprintf(outfile, "ROC%d level 4 Channel %d :%d\n", j, i + 1, ROC_L4[i][j]);
1267  }
1268 
1269  fprintf(outfile, "TRLR level 0 Channel %d:%d\n", i + 1, TRL_L0[i]);
1270  fprintf(outfile, "TRLR level 1 Channel %d:%d\n", i + 1, TRL_L1[i]);
1271  fprintf(outfile, "TRLR level 2 Channel %d:%d\n", i + 1, TRL_L2[i]);
1272  fprintf(outfile, "TRLR level 3 Channel %d:%d\n", i + 1, TRL_L3[i]);
1273  fprintf(outfile, "TRLR level 4 Channel %d:%d\n", i + 1, TRL_L4[i]);
1274  }
1275 
1276  //These bits turn off(1) and on(0) channels
1277  fprintf(outfile, "Channel Enbable bits chnls 1-9 (on = 0):0x%x\n", Ncntrl);
1278  fprintf(outfile, "Channel Enbable bits chnls 10-18(on = 0):0x%x\n", NCcntrl);
1279  fprintf(outfile, "Channel Enbable bits chnls 19-27(on = 0):0x%x\n", SCcntrl);
1280  fprintf(outfile, "Channel Enbable bits chnls 28-36(on = 0):0x%x\n", Scntrl);
1281 
1282  //These are delays to the TTCrx
1283  fprintf(outfile, "TTCrx Coarse Delay Register 2:%d\n", CoarseDel);
1284  fprintf(outfile, "TTCrc ClkDes2 Register 3:0x%x\n", ClkDes2);
1285  fprintf(outfile, "TTCrc Fine Dlay ClkDes2 Reg 1:%d\n", FineDes2Del);
1286 
1287  // Control register
1288  fprintf(outfile, "Center Chip Control Reg:0x%x\n", Ccntrl);
1289  fprintf(outfile, "Initial Slink DAQ mode:%d\n", modeRegister);
1290 
1291  //These bits set ADC Gain/Range 1Vpp(0) and 2Vpp(1) for channels
1292  fprintf(outfile, "Channel ADC Gain bits chnls 1-12(1Vpp = 0):0x%x\n", Nadcg);
1293  fprintf(outfile, "Channel ADC Gain bits chnls 13-20(1Vpp = 0):0x%x\n", NCadcg);
1294  fprintf(outfile, "Channel ADC Gain bits chnls 21-28(1Vpp = 0):0x%x\n", SCadcg);
1295  fprintf(outfile, "Channel ADC Gain bits chnls 29-36(1Vpp = 0):0x%x\n", Sadcg);
1296 
1297  //These bits set Baseline adjustment value (common by FPGA)//can turn on by channel
1298  fprintf(outfile, "Channel Baseline Enbable chnls 1-9 (on = (0x1ff<<16)+):0x%x\n", Nbaseln);
1299  fprintf(outfile, "Channel Baseline Enbable chnls 10-18(on = (0x1ff<<16)+):0x%x\n", NCbaseln);
1300  fprintf(outfile, "Channel Baseline Enbable chnls 19-27(on = (0x1ff<<16)+):0x%x\n", SCbaseln);
1301  fprintf(outfile, "Channel Baseline Enbable chnls 28-36(on = (0x1ff<<16)+):0x%x\n", Sbaseln);
1302 
1303  //These bits set TBM trailer mask (common by FPGA)
1304  fprintf(outfile, "TBM trailer mask chnls 1-9 (0xff = all masked):0x%x\n", N_TBMmask);
1305  fprintf(outfile, "TBM trailer mask chnls 10-18(0xff = all masked):0x%x\n", NC_TBMmask);
1306  fprintf(outfile, "TBM trailer mask chnls 19-27(0xff = all masked):0x%x\n", SC_TBMmask);
1307  fprintf(outfile, "TBM trailer mask chnls 28-36(0xff = all masked):0x%x\n", S_TBMmask);
1308 
1309  //These bits set the Private fill/gap word value (common by FPGA)
1310  fprintf(outfile, "Private 8 bit word chnls 1-9 :0x%x\n", N_Pword);
1311  fprintf(outfile, "Private 8 bit word chnls 10-18:0x%x\n", NC_Pword);
1312  fprintf(outfile, "Private 8 bit word chnls 19-27:0x%x\n", SC_Pword);
1313  fprintf(outfile, "Private 8 bit word chnls 28-36:0x%x\n", S_Pword);
1314 
1315  //These bit sets the special dac mode for random triggers
1316  fprintf(outfile, "Special Random testDAC mode (on = 0x1, off=0x0):0x%x\n", SpecialDac);
1317 
1318  //These bits set the number of Out of consecutive out of sync events until a TTs OOs
1319  fprintf(outfile, "Number of Consecutive (max 1023) Out of Syncs till TTs OOS set:%d\n", Ooslvl);
1320 
1321  //These bits set the number of Empty events until a TTs Error
1322  fprintf(outfile, "Number of Consecutive (max 1023) Empty events till TTs ERR set:%d\n", Errlvl);
1323 
1324  //These bits set the Almost Full level in fifo-1, Almost full = TTs BUSY in fifo-1 N
1325  fprintf(outfile, "N Fifo-1 almost full level,sets TTs BUSY (max 1023):%d\n", Nfifo1Bzlvl);
1326 
1327  //These bits set the Almost Full level in fifo-1, Almost full = TTs BUSY in fifo-1 NC
1328  fprintf(outfile, "NC Fifo-1 almost full level,sets TTs BUSY (max 1023):%d\n", NCfifo1Bzlvl);
1329 
1330  //These bits set the Almost Full level in fifo-1, Almost full = TTs BUSY in fifo-1 SC
1331  fprintf(outfile, "SC Fifo-1 almost full level,sets TTs BUSY (max 1023):%d\n", SCfifo1Bzlvl);
1332 
1333  //These bits set the Almost Full level in fifo-1, Almost full = TTs BUSY in fifo-1 S
1334  fprintf(outfile, "S Fifo-1 almost full level,sets TTs BUSY (max 1023):%d\n", Sfifo1Bzlvl);
1335 
1336  //These bits set the Almost Full level in fifo-3, Almost full = TTs WARN in fifo-3
1337  fprintf(outfile, "Fifo-3 almost full level,sets TTs WARN (max 8191):%d\n", fifo3Wrnlvl);
1338 
1339  fprintf(outfile, "FED Master delay 0=0,1=32,2=48,3=64:%d\n", FedTTCDelay);
1340 
1341  fprintf(outfile, "TTCrx Register 0 fine delay ClkDes1:%d\n", FineDes1Del);
1342 
1343  int checkword = 20211;
1344 
1345  fprintf(outfile, "Params FED file check word:%d\n", checkword);
1346 
1347  //These bits set the hit limit in fifo-1 for an event
1348  fprintf(outfile, "N fifo-1 hit limit (max 1023 (hard) 900 (soft):%d\n",
1349  N_hitlimit); //ch 1-9
1350 
1351  fprintf(outfile, "NC fifo-1 hit limit (max 1023 (hard) 900 (soft):%d\n",
1352  NC_hitlimit); //ch 10-18
1353 
1354  fprintf(outfile, "SC fifo-1 hit limit (max 1023 (hard) 900 (soft):%d\n",
1355  SC_hitlimit); //ch 19-27
1356 
1357  fprintf(outfile, "S fifo-1 hit limit (max 1023 (hard) 900 (soft):%d\n",
1358  S_hitlimit); //ch 28-36
1359 
1360  //These bits allow a ROC to be skipped (1/fpga)
1361  fprintf(outfile, "Skip a ROC in ch 1-9, bits 10-5 chnl, bits 0-4 ROC-1:%d\n", N_testreg);
1362 
1363  fprintf(outfile, "Skip a ROC in ch 10-18, bits 10-5 chnl, bits 0-4 ROC-1:%d\n", NC_testreg);
1364 
1365  fprintf(outfile, "Skip a ROC in ch 19-27, bits 10-5 chnl, bits 0-4 ROC-1:%d\n", SC_testreg);
1366 
1367  fprintf(outfile, "Skip a ROC in ch 28-36, bits 10-5 chnl, bits 0-4 ROC-1:%d\n", S_testreg);
1368 
1369  fprintf(outfile, "Set BUSYWHENBEHIND by this many triggers with timeouts:%d\n", BusyWhenBehind);
1370 
1371  fprintf(outfile, "D[0]=1 enable fed-stuck reset D[1]=1 disable ev# protect(dont):0x%x\n", FeatureRegister);
1372 
1373  fprintf(outfile, "Limit for fifo-2 almost full (point for the TTS flag):0x%x\n", FIFO2Limit);
1374 
1375  fprintf(outfile, "Limit for consecutive timeout OR OOSs:%d\n", TimeoutOROOSLimit);
1376 
1377  fprintf(outfile, "Turn off filling of lastdac fifos(exc 1st ROC):%d\n", LastDacOff);
1378 
1379  fprintf(outfile, "Number of simulated hits per ROC for internal generator:%d\n", SimHitsPerRoc);
1380 
1381  fprintf(outfile, "Miniumum hold time for busy (changing definition):%d\n", BusyHoldMin);
1382 
1383  fprintf(outfile, "Trigger Holdoff in units of 25us(0=none):%d\n", TriggerHoldoff);
1384 
1385  fprintf(outfile, "Spare fedcard input 1:%d\n", SPARE1);
1386  fprintf(outfile, "Spare fedcard input 2:%d\n", SPARE2);
1387  fprintf(outfile, "Spare fedcard input 3:%d\n", SPARE3);
1388  fprintf(outfile, "Spare fedcard input 4:%d\n", SPARE4);
1389  fprintf(outfile, "Spare fedcard input 5:%d\n", SPARE5);
1390  fprintf(outfile, "Spare fedcard input 6:%d\n", SPARE6);
1391  fprintf(outfile, "Spare fedcard input 7:%d\n", SPARE7);
1392  fprintf(outfile, "Spare fedcard input 8:%d\n", SPARE8);
1393  fprintf(outfile, "Spare fedcard input 9:%d\n", SPARE9);
1394  fprintf(outfile, "Spare fedcard input 10:%d\n", SPARE10);
1395 
1396  fclose(outfile);
1397 }

References BlackHi, BlackLo, BusyHoldMin, BusyWhenBehind, Ccntrl, ClkDes2, clkphs10_18, clkphs19_27, clkphs1_9, clkphs28_36, CoarseDel, gather_cfg::cout, DelayCh, DeadROC_duringRun::dir, Errlvl, FeatureRegister, FEDBASE_0, fedNumber, FedTTCDelay, FIFO2Limit, fifo3Wrnlvl, corrVsCorr::filename, FineDes1Del, FineDes2Del, mps_fire::i, dqmiolumiharvest::j, LastDacOff, modeRegister, N_hitlimit, N_Pword, N_TBMmask, N_testreg, Nadcg, Nbaseln, NC_hitlimit, NC_Pword, NC_TBMmask, NC_testreg, NCadcg, NCbaseln, NCcntrl, NCfifo1Bzlvl, Ncntrl, Nfifo1Bzlvl, NRocs, offs_dac, Ooslvl, opt_cap, opt_inadj, opt_ouadj, timingPdfMaker::outfile, ROC_L0, ROC_L1, ROC_L2, ROC_L3, ROC_L4, S_hitlimit, S_Pword, S_TBMmask, S_testreg, Sadcg, Sbaseln, SC_hitlimit, SC_Pword, SC_TBMmask, SC_testreg, SCadcg, SCbaseln, SCcntrl, SCfifo1Bzlvl, Scntrl, Sfifo1Bzlvl, SimHitsPerRoc, SPARE1, SPARE10, SPARE2, SPARE3, SPARE4, SPARE5, SPARE6, SPARE7, SPARE8, SPARE9, SpecialDac, AlCaHLTBitMon_QueryRunRegistry::string, TBM_L0, TBM_L1, TBM_L2, TBM_L3, TBM_L4, TimeoutOROOSLimit, TriggerHoldoff, TRL_L0, TRL_L1, TRL_L2, TRL_L3, TRL_L4, and Ublack.

◆ writeXML() [1/3]

void PixelFEDCard::writeXML ( pos::PixelConfigKey  key,
int  version,
std::string  path 
) const
overridevirtual

Reimplemented from pos::PixelConfigBase.

Definition at line 1823 of file PixelFEDCard.cc.

1823  {
1824  std::string mthn = "[PixelFEDCard::writeXML()]\t\t\t ";
1825  std::stringstream fullPath;
1826 
1827  fullPath << path << "/fedcard.xml";
1828  std::cout << __LINE__ << "]\t" << mthn << "Writing to: |" << fullPath.str() << "|" << std::endl;
1829 
1830  std::ofstream out(fullPath.str().c_str());
1831 
1832  out << "<ROOT>" << std::endl;
1833  out << "" << std::endl;
1834  out << " <HEADER>" << std::endl;
1835  out << " <TYPE>" << std::endl;
1836  out << " <EXTENSION_TABLE_NAME>FED_CONFIGURATION</EXTENSION_TABLE_NAME>" << std::endl;
1837  out << " <NAME>Pixel FED Configuration</NAME>" << std::endl;
1838  out << " </TYPE>" << std::endl;
1839  out << " <RUN>" << std::endl;
1840  out << " <RUN_TYPE>Pixel FED Configuration</RUN_TYPE>" << std::endl;
1841  out << " <RUN_NUMBER>1</RUN_NUMBER>" << std::endl;
1842  out << " <RUN_BEGIN_TIMESTAMP>" << PixelTimeFormatter::getTime() << "</RUN_BEGIN_TIMESTAMP>" << std::endl;
1843  out << " <COMMENT_DESCRIPTION>Pixel FED Configuration</COMMENT_DESCRIPTION>" << std::endl;
1844  out << " <LOCATION>CERN TAC</LOCATION>" << std::endl;
1845  out << " <CREATED_BY_USER>Dario Menasce</CREATED_BY_USER>" << std::endl;
1846  out << " </RUN>" << std::endl;
1847  out << " </HEADER>" << std::endl;
1848  out << "" << std::endl;
1849  out << " <DATA_SET>" << std::endl;
1850  out << "" << std::endl;
1851  out << " <VERSION>T_E_S_T</VERSION>" << std::endl;
1852  out << " <COMMENT_DESCRIPTION>Pixel FED Configuration</COMMENT_DESCRIPTION>" << std::endl;
1853  out << "" << std::endl;
1854  out << " <PART>" << std::endl;
1855  out << " <NAME_LABEL>CMS-PIXEL-ROOT</NAME_LABEL>" << std::endl;
1856  out << " <KIND_OF_PART>Detector ROOT</KIND_OF_PART>" << std::endl;
1857  out << " </PART>" << std::endl;
1858  out << "" << std::endl;
1859  out << " <DATA>" << std::endl;
1860  out << " <PXLFED_NAME>PxlFED_32</PXLFED_NAME>" << std::endl;
1861  out << " <CRATE_NUMBER>1</CRATE_NUMBER>" << std::endl;
1862  out << " <SLOT_NUMBER>5</SLOT_NUMBER> " << std::endl;
1863  out << " <VME_ADDRESS>268435456</VME_ADDRESS>" << std::endl;
1864  out << " <CRATE_LABEL>S1G03e</CRATE_LABEL>" << std::endl;
1865  out << "" << std::endl;
1866  out << " <CHANNEL_ID>1</CHANNEL_ID>" << std::endl;
1867  out << " <NUMBER_OF_ROCS>21</NUMBER_OF_ROCS>" << std::endl;
1868  out << " <CHANNEL_OFFSET_DAC_SETTINGS>0</CHANNEL_OFFSET_DAC_SETTINGS>" << std::endl;
1869  out << " <CHANNEL_DELAY_SETTINGS>3</CHANNEL_DELAY_SETTINGS>" << std::endl;
1870  out << " <CHANNEL_BLACK_HIGH>400</CHANNEL_BLACK_HIGH>" << std::endl;
1871  out << " <CHANNEL_BLACK_LOW>150</CHANNEL_BLACK_LOW>" << std::endl;
1872  out << " <CHANNEL_ULTRA_BLACK>120</CHANNEL_ULTRA_BLACK>" << std::endl;
1873  out << "" << std::endl;
1874  out << " <OPT1_CAP>0</OPT1_CAP>" << std::endl;
1875  out << " <OPT2_CAP>0</OPT2_CAP>" << std::endl;
1876  out << " <OPT3_CAP>0</OPT3_CAP>" << std::endl;
1877  out << " <OPT1_INP>0</OPT1_INP>" << std::endl;
1878  out << " <OPT2_INP>0</OPT2_INP>" << std::endl;
1879  out << " <OPT3_INP>0</OPT3_INP>" << std::endl;
1880  out << " <OPT1_OUT>0</OPT1_OUT>" << std::endl;
1881  out << " <OPT2_OUT>0</OPT2_OUT>" << std::endl;
1882  out << " <OPT3_OUT>0</OPT3_OUT>" << std::endl;
1883  out << " <NORTH_CLKPHB>511</NORTH_CLKPHB>" << std::endl;
1884  out << " <NORTHCENTER_CLKPHB>511</NORTHCENTER_CLKPHB>" << std::endl;
1885  out << " <SOUTHCENTER_CLKPHB>511</SOUTHCENTER_CLKPHB>" << std::endl;
1886  out << " <SOUTH_CLKPHB>511</SOUTH_CLKPHB>" << std::endl;
1887  out << " <NORTH_CTRL>0</NORTH_CTRL> " << std::endl;
1888  out << " <NORTHCENTER_CTRL>0</NORTHCENTER_CTRL>" << std::endl;
1889  out << " <SOUTHCENTER_CTRL>0</SOUTHCENTER_CTRL>" << std::endl;
1890  out << " <SOUTH_CTRL>0</SOUTH_CTRL>" << std::endl;
1891  out << " <REG1_TTCRX_FDLA>5</REG1_TTCRX_FDLA>" << std::endl;
1892  out << " <REG2_TTCRX_CDLA>0</REG2_TTCRX_CDLA>" << std::endl;
1893  out << " <REG3_TTCRX_CLKD2>155</REG3_TTCRX_CLKD2>" << std::endl;
1894  out << " <CENTER_CTRL>0</CENTER_CTRL>" << std::endl;
1895  out << " <CENTER_MODE>0</CENTER_MODE>" << std::endl;
1896  out << " <B1_ADCGN>0</B1_ADCGN>" << std::endl;
1897  out << " <B2_ADCGN>0</B2_ADCGN>" << std::endl;
1898  out << " <B3_ADCGN>0</B3_ADCGN>" << std::endl;
1899  out << " <B4_ADCGN>0</B4_ADCGN>" << std::endl;
1900  out << " <NORTH_BADJ>330</NORTH_BADJ>" << std::endl;
1901  out << " <NORTHCENTER_BADJ>330</NORTHCENTER_BADJ>" << std::endl;
1902  out << " <SOUTHCENTER_BADJ>330</SOUTHCENTER_BADJ>" << std::endl;
1903  out << " <SOUTH_BADJ>330</SOUTH_BADJ>" << std::endl;
1904  out << " <NORTH_TBMMASK>2</NORTH_TBMMASK>" << std::endl;
1905  out << " <NORTHCENTER_TBMMASK>2</NORTHCENTER_TBMMASK>" << std::endl;
1906  out << " <SOUTHCENTER_TBMMASK>2</SOUTHCENTER_TBMMASK>" << std::endl;
1907  out << " <SOUTH_TBMMASK>2</SOUTH_TBMMASK>" << std::endl;
1908  out << " <NORTH_PWORD>177</NORTH_PWORD>" << std::endl;
1909  out << " <NORTHCENTER_PWORD>178</NORTHCENTER_PWORD>" << std::endl;
1910  out << " <SOUTHCENTER_PWORD>179</SOUTHCENTER_PWORD>" << std::endl;
1911  out << " <SOUTH_PWORD>180</SOUTH_PWORD>" << std::endl;
1912  out << " <SPECDAC>0</SPECDAC>" << std::endl;
1913  out << " <OOS_LVL>0</OOS_LVL>" << std::endl;
1914  out << " <ERR_LVL>0</ERR_LVL>" << std::endl;
1915  out << " <NORTH_FIFO1_BZ_LVL>900</NORTH_FIFO1_BZ_LVL>" << std::endl;
1916  out << " <NORTHCENTER_FIFO1_BZ_LVL>900</NORTHCENTER_FIFO1_BZ_LVL>" << std::endl;
1917  out << " <SOUTHCENTER_FIFO1_BZ_LVL>900</SOUTHCENTER_FIFO1_BZ_LVL>" << std::endl;
1918  out << " <SOUTH_FIFO1_BZ_LVL>900</SOUTH_FIFO1_BZ_LVL>" << std::endl;
1919  out << " <FIFO3_WRN_LVL>7680</FIFO3_WRN_LVL> " << std::endl;
1920  out << " <FED_MASTER_DELAY>0</FED_MASTER_DELAY>" << std::endl;
1921  out << " <NO_HITLIMIT>0</NO_HITLIMIT>" << std::endl;
1922  out << " <NC_HITLIMIT>0</NC_HITLIMIT>" << std::endl;
1923  out << " <SC_HITLIMIT>0</SC_HITLIMIT>" << std::endl;
1924  out << " <SO_HITLIMIT>0</SO_HITLIMIT>" << std::endl;
1925  out << " <NO_TESTREG>0</NO_TESTREG>" << std::endl;
1926  out << " <NC_TESTREG>0</NC_TESTREG>" << std::endl;
1927  out << " <SC_TESTREG>0</SC_TESTREG>" << std::endl;
1928  out << " <SO_TESTREG>0</SO_TESTREG>" << std::endl;
1929  out << " <BUSYWHENBEHIND>4</BUSYWHENBEHIND>" << std::endl;
1930  out << " <FEATUREREGISTER>0X1234</FEATUREREGISTER>" << std::endl;
1931  out << " <FIFO2LIMIT>0X1C00</FIFO2LIMIT>" << std::endl;
1932  out << " <TIMEOUTOROOSLIMIT>0</TIMEOUTOROOSLIMIT>" << std::endl;
1933  out << " <LASTDACOFF>0</LASTDACOFF>" << std::endl;
1934  out << " <SIMHITSPERROC>0</SIMHITSPERROC>" << std::endl;
1935  out << " <BUSYHOLDMIN>0</BUSYHOLDMIN>" << std::endl;
1936  out << " <SPARE1>0</SPARE1>" << std::endl;
1937  out << " <SPARE2>0</SPARE2>" << std::endl;
1938  out << " <SPARE3>0</SPARE3>" << std::endl;
1939  out << " <SPARE4>0</SPARE4>" << std::endl;
1940  out << " <SPARE5>0</SPARE5>" << std::endl;
1941  out << " <SPARE6>0</SPARE6>" << std::endl;
1942  out << " <SPARE7>0</SPARE7>" << std::endl;
1943  out << " <SPARE8>0</SPARE8>" << std::endl;
1944  out << " <SPARE9>0</SPARE9>" << std::endl;
1945  out << " <SPARE10>0</SPARE10>" << std::endl;
1946  out << " </DATA>" << std::endl;
1947  /*
1948  out<< " <DATA>
1949  <OPT1_CAP>0</OPT1_CAP>
1950  <OPT2_CAP>0</OPT2_CAP>
1951  <OPT3_CAP>0</OPT3_CAP>
1952  <OPT1_INP>0</OPT1_INP>
1953  <OPT2_INP>0</OPT2_INP>
1954  <OPT3_INP>0</OPT3_INP>
1955  <OPT1_OUT>0</OPT1_OUT>
1956  <OPT2_OUT>0</OPT2_OUT>
1957  <OPT3_OUT>0</OPT3_OUT>
1958  <NORTH_CLKPHB>511</NORTH_CLKPHB>
1959  <NORTHCENTER_CLKPHB>511</NORTHCENTER_CLKPHB>
1960  <SOUTHCENTER_CLKPHB>511</SOUTHCENTER_CLKPHB>
1961  <SOUTH_CLKPHB>511</SOUTH_CLKPHB>
1962  <NORTH_CTRL>0</NORTH_CTRL>
1963  <NORTHCENTER_CTRL>0</NORTHCENTER_CTRL>
1964  <SOUTHCENTER_CTRL>0</SOUTHCENTER_CTRL>
1965  <SOUTH_CTRL>0</SOUTH_CTRL>
1966  <REG1_TTCRX_FDLA>5</REG1_TTCRX_FDLA>
1967  <REG2_TTCRX_CDLA>0</REG2_TTCRX_CDLA>
1968  <REG3_TTCRX_CLKD2>155</REG3_TTCRX_CLKD2>
1969  <CENTER_CTRL>0</CENTER_CTRL>
1970  <CENTER_MODE>0</CENTER_MODE>
1971  <B1_ADCGN>0</B1_ADCGN>
1972  <B2_ADCGN>0</B2_ADCGN>
1973  <B3_ADCGN>0</B3_ADCGN>
1974  <B4_ADCGN>0</B4_ADCGN>
1975  <NORTH_BADJ>330</NORTH_BADJ>
1976  <NORTHCENTER_BADJ>330</NORTHCENTER_BADJ>
1977  <SOUTHCENTER_BADJ>330</SOUTHCENTER_BADJ>
1978  <SOUTH_BADJ>330</SOUTH_BADJ>
1979  <NORTH_TBMMASK>2</NORTH_TBMMASK>
1980  <NORTHCENTER_TBMMASK>2</NORTHCENTER_TBMMASK>
1981  <SOUTHCENTER_TBMMASK>2</SOUTHCENTER_TBMMASK>
1982  <SOUTH_TBMMASK>2</SOUTH_TBMMASK>
1983  <NORTH_PWORD>177</NORTH_PWORD>
1984  <NORTHCENTER_PWORD>178</NORTHCENTER_PWORD>
1985  <SOUTHCENTER_PWORD>179</SOUTHCENTER_PWORD>
1986  <SOUTH_PWORD>180</SOUTH_PWORD>
1987  <SPECDAC>0</SPECDAC>
1988  <OOS_LVL>0</OOS_LVL>
1989  <ERR_LVL>0</ERR_LVL>
1990  <NORTH_FIFO1_BZ_LVL>900</NORTH_FIFO1_BZ_LVL>
1991  <NORTHCENTER_FIFO1_BZ_LVL>900</NORTHCENTER_FIFO1_BZ_LVL>
1992  <SOUTHCENTER_FIFO1_BZ_LVL>900</SOUTHCENTER_FIFO1_BZ_LVL>
1993  <SOUTH_FIFO1_BZ_LVL>900</SOUTH_FIFO1_BZ_LVL>
1994  <FIFO3_WRN_LVL>7680</FIFO3_WRN_LVL>
1995  </DATA>
1996 
1997  </DATA_SET>
1998  out << " </DATA_SET>" << std::endl ;
1999  out << "</ROOT>" << std::endl ;
2000 
2001  out.close() ;
2002 */
2003  std::cout << __LINE__ << "]\t" << mthn << "Data written" << std::endl;
2004 }

References gather_cfg::cout, contentValuesFiles::fullPath, pos::PixelTimeFormatter::getTime(), MillePedeFileConverter_cfg::out, castor_dqm_sourceclient_file_cfg::path, and AlCaHLTBitMon_QueryRunRegistry::string.

◆ writeXML() [2/3]

void PixelFEDCard::writeXML ( std::ofstream *  fedstream,
std::ofstream *  rocstream,
std::ofstream *  tbmstream 
) const
overridevirtual

Reimplemented from pos::PixelConfigBase.

Definition at line 1651 of file PixelFEDCard.cc.

1651  {
1652  std::string mthn = "[PixelFEDCard::writeXML()]\t\t\t ";
1653 
1654  for (int i = 0; i < 36; i++) {
1655  *fedstream << " <DATA>" << std::endl;
1656  *fedstream << " " << std::endl;
1657  *fedstream << " <PIXEL_FED>" << fedNumber << "</PIXEL_FED>" << std::endl;
1658  *fedstream << " <VME_ADDRS_HEX>0x" << hex << FEDBASE_0 << dec << "</VME_ADDRS_HEX>" << std::endl;
1659  *fedstream << "" << std::endl;
1660  *fedstream << " <CHANNEL_ID>" << i + 1 << "</CHANNEL_ID>" << std::endl;
1661  *fedstream << " <NUM_ROCS>" << NRocs[i] << "</NUM_ROCS>" << std::endl;
1662  *fedstream << " <CHAN_OFFST_DAC>" << offs_dac[i] << "</CHAN_OFFST_DAC>" << std::endl;
1663  *fedstream << " <CHAN_DELAY>" << DelayCh[i] << "</CHAN_DELAY>" << std::endl;
1664  *fedstream << " <CHAN_BHIGH>" << BlackHi[i] << "</CHAN_BHIGH>" << std::endl;
1665  *fedstream << " <CHAN_BLOW>" << BlackLo[i] << "</CHAN_BLOW>" << std::endl;
1666  *fedstream << " <CHAN_UB>" << Ublack[i] << "</CHAN_UB>" << std::endl;
1667  *fedstream << "" << std::endl;
1668  *fedstream << " <OPT1_CAP>" << opt_cap[0] << "</OPT1_CAP>" << std::endl;
1669  *fedstream << " <OPT2_CAP>" << opt_cap[1] << "</OPT2_CAP>" << std::endl;
1670  *fedstream << " <OPT3_CAP>" << opt_cap[2] << "</OPT3_CAP>" << std::endl;
1671  *fedstream << " <OPT1_INP>" << opt_inadj[0] << "</OPT1_INP>" << std::endl;
1672  *fedstream << " <OPT2_INP>" << opt_inadj[1] << "</OPT2_INP>" << std::endl;
1673  *fedstream << " <OPT3_INP>" << opt_inadj[2] << "</OPT3_INP>" << std::endl;
1674  *fedstream << " <OPT1_OUT>" << opt_ouadj[0] << "</OPT1_OUT>" << std::endl;
1675  *fedstream << " <OPT2_OUT>" << opt_ouadj[1] << "</OPT2_OUT>" << std::endl;
1676  *fedstream << " <OPT3_OUT>" << opt_ouadj[2] << "</OPT3_OUT>" << std::endl;
1677  *fedstream << " <NORTH_CLKPHB>" << clkphs1_9 << "</NORTH_CLKPHB>" << std::endl;
1678  *fedstream << " <NORTHCENTER_CLKPHB>" << clkphs10_18 << "</NORTHCENTER_CLKPHB>" << std::endl;
1679  *fedstream << " <SOUTHCENTER_CLKPHB>" << clkphs19_27 << "</SOUTHCENTER_CLKPHB>" << std::endl;
1680  *fedstream << " <SOUTH_CLKPHB>" << clkphs28_36 << "</SOUTH_CLKPHB>" << std::endl;
1681  *fedstream << " <NORTH_CTRL>" << Ncntrl << "</NORTH_CTRL> " << std::endl;
1682  *fedstream << " <NORTHCENTER_CTRL>" << NCcntrl << "</NORTHCENTER_CTRL>" << std::endl;
1683  *fedstream << " <SOUTHCENTER_CTRL>" << SCcntrl << "</SOUTHCENTER_CTRL>" << std::endl;
1684  *fedstream << " <SOUTH_CTRL>" << Scntrl << "</SOUTH_CTRL>" << std::endl;
1685  *fedstream << " <REG0_TTCRX_FDLA>" << FineDes1Del << "</REG0_TTCRX_FDLA>" << std::endl;
1686  *fedstream << " <REG1_TTCRX_FDLA>" << FineDes2Del << "</REG1_TTCRX_FDLA>" << std::endl;
1687  *fedstream << " <REG2_TTCRX_CDLA>" << CoarseDel << "</REG2_TTCRX_CDLA>" << std::endl;
1688  *fedstream << " <REG3_TTCRX_CLKD2>" << ClkDes2 << "</REG3_TTCRX_CLKD2>" << std::endl;
1689  *fedstream << " <CENTER_CTRL>" << Ccntrl << "</CENTER_CTRL>" << std::endl;
1690  *fedstream << " <CENTER_MODE>" << modeRegister << "</CENTER_MODE>" << std::endl;
1691  *fedstream << " <B1_ADCGN>" << Nadcg << "</B1_ADCGN>" << std::endl;
1692  *fedstream << " <B2_ADCGN>" << NCadcg << "</B2_ADCGN>" << std::endl;
1693  *fedstream << " <B3_ADCGN>" << SCadcg << "</B3_ADCGN>" << std::endl;
1694  *fedstream << " <B4_ADCGN>" << Sadcg << "</B4_ADCGN>" << std::endl;
1695  // std::cout << "PixelFEDCard::WriteXML()\tNbaseln:" << Nbaseln << std::endl ;
1696  // std::cout << "PixelFEDCard::WriteXML()\tNbaseln:" << std::hex << Nbaseln << std::dec << std::endl ;
1697  *fedstream << " <NORTH_BADJ>" << Nbaseln << "</NORTH_BADJ>" << std::endl;
1698  *fedstream << " <NORTHCENTER_BADJ>" << NCbaseln << "</NORTHCENTER_BADJ>" << std::endl;
1699  *fedstream << " <SOUTHCENTER_BADJ>" << SCbaseln << "</SOUTHCENTER_BADJ>" << std::endl;
1700  *fedstream << " <SOUTH_BADJ>" << Sbaseln << "</SOUTH_BADJ>" << std::endl;
1701  *fedstream << " <NORTH_TBMMASK>" << N_TBMmask << "</NORTH_TBMMASK>" << std::endl;
1702  *fedstream << " <NORTHCENTER_TBMMASK>" << NC_TBMmask << "</NORTHCENTER_TBMMASK>" << std::endl;
1703  *fedstream << " <SOUTHCENTER_TBMMASK>" << SC_TBMmask << "</SOUTHCENTER_TBMMASK>" << std::endl;
1704  *fedstream << " <SOUTH_TBMMASK>" << S_TBMmask << "</SOUTH_TBMMASK>" << std::endl;
1705  *fedstream << " <NORTH_PWORD>" << N_Pword << "</NORTH_PWORD>" << std::endl;
1706  *fedstream << " <NORTHCENTER_PWORD>" << NC_Pword << "</NORTHCENTER_PWORD>" << std::endl;
1707  *fedstream << " <SOUTHCENTER_PWORD>" << SC_Pword << "</SOUTHCENTER_PWORD>" << std::endl;
1708  *fedstream << " <SOUTH_PWORD>" << S_Pword << "</SOUTH_PWORD>" << std::endl;
1709  *fedstream << " <SPECDAC>" << SpecialDac << "</SPECDAC>" << std::endl;
1710  *fedstream << " <OOS_LVL>" << Ooslvl << "</OOS_LVL>" << std::endl;
1711  *fedstream << " <ERR_LVL>" << Errlvl << "</ERR_LVL>" << std::endl;
1712  *fedstream << " <NORTH_FIFO1_BZ_LVL>" << Nfifo1Bzlvl << "</NORTH_FIFO1_BZ_LVL>" << std::endl;
1713  *fedstream << " <NORTHCENTER_FIFO1_BZ_LVL>" << NCfifo1Bzlvl << "</NORTHCENTER_FIFO1_BZ_LVL>" << std::endl;
1714  *fedstream << " <SOUTHCENTER_FIFO1_BZ_LVL>" << SCfifo1Bzlvl << "</SOUTHCENTER_FIFO1_BZ_LVL>" << std::endl;
1715  *fedstream << " <SOUTH_FIFO1_BZ_LVL>" << Sfifo1Bzlvl << "</SOUTH_FIFO1_BZ_LVL>" << std::endl;
1716  *fedstream << " <FIFO3_WRN_LVL>" << fifo3Wrnlvl << "</FIFO3_WRN_LVL>" << std::endl;
1717  *fedstream << " <FED_MASTER_DELAY>" << FedTTCDelay << "</FED_MASTER_DELAY>" << std::endl;
1718  *fedstream << " <NO_HITLIMIT>" << N_hitlimit << "</NO_HITLIMIT>" << std::endl;
1719  *fedstream << " <NC_HITLIMIT>" << NC_hitlimit << "</NC_HITLIMIT>" << std::endl;
1720  *fedstream << " <SC_HITLIMIT>" << SC_hitlimit << "</SC_HITLIMIT>" << std::endl;
1721  *fedstream << " <SO_HITLIMIT>" << S_hitlimit << "</SO_HITLIMIT>" << std::endl;
1722  *fedstream << " <NO_TESTREG>" << N_testreg << "</NO_TESTREG>" << std::endl;
1723  *fedstream << " <NC_TESTREG>" << NC_testreg << "</NC_TESTREG>" << std::endl;
1724  *fedstream << " <SC_TESTREG>" << SC_testreg << "</SC_TESTREG>" << std::endl;
1725  *fedstream << " <SO_TESTREG>" << S_testreg << "</SO_TESTREG>" << std::endl;
1726  *fedstream << " <BUSYWHENBEHIND>" << BusyWhenBehind << "</BUSYWHENBEHIND>" << std::endl;
1727  *fedstream << " <BUSYHOLDMIN>" << BusyHoldMin << "</BUSYHOLDMIN>" << std::endl;
1728  *fedstream << " <FEATUREREGISTER>" << FeatureRegister << "</FEATUREREGISTER>" << std::endl;
1729  *fedstream << " <FIFO2LIMIT>" << FIFO2Limit << "</FIFO2LIMIT>" << std::endl;
1730  *fedstream << " <LASTDACOFF>" << LastDacOff << "</LASTDACOFF>" << std::endl;
1731  *fedstream << " <SIMHITSPERROC>" << SimHitsPerRoc << "</SIMHITSPERROC>" << std::endl;
1732  *fedstream << " <TIMEOUTOROOSLIMIT>" << TimeoutOROOSLimit << "</TIMEOUTOROOSLIMIT>" << std::endl;
1733  *fedstream << " <TRIGGERHOLDOFF>" << TriggerHoldoff << "</TRIGGERHOLDOFF>" << std::endl;
1734  *fedstream << " <SPARE1>" << SPARE1 << "</SPARE1>" << std::endl;
1735  *fedstream << " <SPARE2>" << SPARE2 << "</SPARE2>" << std::endl;
1736  *fedstream << " <SPARE3>" << SPARE3 << "</SPARE3>" << std::endl;
1737  *fedstream << " <SPARE4>" << SPARE4 << "</SPARE4>" << std::endl;
1738  *fedstream << " <SPARE5>" << SPARE5 << "</SPARE5>" << std::endl;
1739  *fedstream << " <SPARE6>" << SPARE6 << "</SPARE6>" << std::endl;
1740  *fedstream << " <SPARE7>" << SPARE7 << "</SPARE7>" << std::endl;
1741  *fedstream << " <SPARE8>" << SPARE8 << "</SPARE8>" << std::endl;
1742  *fedstream << " <SPARE9>" << SPARE9 << "</SPARE9>" << std::endl;
1743  *fedstream << " <SPARE10>" << SPARE10 << "</SPARE10>" << std::endl;
1744  *fedstream << " " << std::endl;
1745  *fedstream << " </DATA>" << std::endl;
1746  *fedstream << " " << std::endl;
1747  }
1748 
1749  //ROC & TBM LEVELS
1750  for (int i = 0; i < 36; i++) {
1751  for (int j = 0; j < NRocs[i]; j++) {
1752  *rocstream << "" << std::endl;
1753  *rocstream << " <DATA>" << std::endl;
1754  *rocstream << " <PIXEL_FED>" << fedNumber << "</PIXEL_FED>" << std::endl;
1755  *rocstream << " <FED_CHAN>" << i + 1 << "</FED_CHAN>" << std::endl;
1756  *rocstream << " <FED_ROC_NUM>" << j << "</FED_ROC_NUM>" << std::endl;
1757  *rocstream << " <ROC_L0>" << ROC_L0[i][j] << "</ROC_L0>" << std::endl;
1758  *rocstream << " <ROC_L1>" << ROC_L1[i][j] << "</ROC_L1>" << std::endl;
1759  *rocstream << " <ROC_L2>" << ROC_L2[i][j] << "</ROC_L2>" << std::endl;
1760  *rocstream << " <ROC_L3>" << ROC_L3[i][j] << "</ROC_L3>" << std::endl;
1761  *rocstream << " <ROC_L4>" << ROC_L4[i][j] << "</ROC_L4>" << std::endl;
1762  *rocstream << " </DATA>" << std::endl << std::endl;
1763  *rocstream << " " << std::endl;
1764  }
1765 
1766  *tbmstream << "" << std::endl;
1767  *tbmstream << " <DATA>" << std::endl;
1768  *tbmstream << " <PIXEL_FED>" << fedNumber << "</PIXEL_FED>" << std::endl;
1769  *tbmstream << " <FED_CHAN>" << i + 1 << "</FED_CHAN>" << std::endl;
1770  *tbmstream << " <TBMA_HEAD_L0>" << TBM_L0[i] << "</TBMA_HEAD_L0>" << std::endl;
1771  *tbmstream << " <TBMA_HEAD_L1>" << TBM_L1[i] << "</TBMA_HEAD_L1>" << std::endl;
1772  *tbmstream << " <TBMA_HEAD_L2>" << TBM_L2[i] << "</TBMA_HEAD_L2>" << std::endl;
1773  *tbmstream << " <TBMA_HEAD_L3>" << TBM_L3[i] << "</TBMA_HEAD_L3>" << std::endl;
1774  *tbmstream << " <TBMA_HEAD_L4>" << TBM_L4[i] << "</TBMA_HEAD_L4>" << std::endl;
1775  *tbmstream << " <TBMA_TRAIL_L0>" << TRL_L0[i] << "</TBMA_TRAIL_L0>" << std::endl;
1776  *tbmstream << " <TBMA_TRAIL_L1>" << TRL_L1[i] << "</TBMA_TRAIL_L1>" << std::endl;
1777  *tbmstream << " <TBMA_TRAIL_L2>" << TRL_L2[i] << "</TBMA_TRAIL_L2>" << std::endl;
1778  *tbmstream << " <TBMA_TRAIL_L3>" << TRL_L3[i] << "</TBMA_TRAIL_L3>" << std::endl;
1779  *tbmstream << " <TBMA_TRAIL_L4>" << TRL_L4[i] << "</TBMA_TRAIL_L4>" << std::endl;
1780  *tbmstream << " </DATA>" << std::endl << std::endl;
1781  *tbmstream << "" << std::endl;
1782  }
1783 }

References BlackHi, BlackLo, BusyHoldMin, BusyWhenBehind, Ccntrl, ClkDes2, clkphs10_18, clkphs19_27, clkphs1_9, clkphs28_36, CoarseDel, TauDecayModes::dec, DelayCh, Errlvl, FeatureRegister, FEDBASE_0, fedNumber, FedTTCDelay, FIFO2Limit, fifo3Wrnlvl, FineDes1Del, FineDes2Del, mps_fire::i, dqmiolumiharvest::j, LastDacOff, modeRegister, N_hitlimit, N_Pword, N_TBMmask, N_testreg, Nadcg, Nbaseln, NC_hitlimit, NC_Pword, NC_TBMmask, NC_testreg, NCadcg, NCbaseln, NCcntrl, NCfifo1Bzlvl, Ncntrl, Nfifo1Bzlvl, NRocs, offs_dac, Ooslvl, opt_cap, opt_inadj, opt_ouadj, ROC_L0, ROC_L1, ROC_L2, ROC_L3, ROC_L4, S_hitlimit, S_Pword, S_TBMmask, S_testreg, Sadcg, Sbaseln, SC_hitlimit, SC_Pword, SC_TBMmask, SC_testreg, SCadcg, SCbaseln, SCcntrl, SCfifo1Bzlvl, Scntrl, Sfifo1Bzlvl, SimHitsPerRoc, SPARE1, SPARE10, SPARE2, SPARE3, SPARE4, SPARE5, SPARE6, SPARE7, SPARE8, SPARE9, SpecialDac, AlCaHLTBitMon_QueryRunRegistry::string, TBM_L0, TBM_L1, TBM_L2, TBM_L3, TBM_L4, TimeoutOROOSLimit, TriggerHoldoff, TRL_L0, TRL_L1, TRL_L2, TRL_L3, TRL_L4, and Ublack.

◆ writeXML() [3/3]

void PixelFEDCard::writeXML ( std::ofstream *  out) const
overridevirtual

Reimplemented from pos::PixelConfigBase.

Definition at line 1553 of file PixelFEDCard.cc.

1553  {
1554  std::string mthn = "[PixelFEDCard::writeXML()]\t\t\t ";
1555 
1556  *out << " <DATA>" << std::endl;
1557  *out << " " << std::endl;
1558  *out << " <PXLFED_NAME>PxlFED_" << fedNumber << "</PXLFED_NAME>" << std::endl;
1559  *out << " <VME_ADDRESS>268435456</VME_ADDRESS>" << std::endl;
1560  // *out << " <CRATE_NUMBER>1</CRATE_NUMBER>" << std::endl ;
1561  // *out << " <SLOT_NUMBER>5</SLOT_NUMBER> " << std::endl ;
1562  // *out << " <VME_ADDRESS>268435456</VME_ADDRESS>" << std::endl ;
1563  // *out << " <CRATE_LABEL>S1G03e</CRATE_LABEL>" << std::endl ;
1564  *out << "" << std::endl;
1565  *out << " <CHANNEL_ID>1</CHANNEL_ID>" << std::endl;
1566  *out << " <NUMBER_OF_ROCS>21</NUMBER_OF_ROCS>" << std::endl;
1567  *out << " <CHANNEL_OFFSET_DAC_SETTINGS>0</CHANNEL_OFFSET_DAC_SETTINGS>" << std::endl;
1568  *out << " <CHANNEL_DELAY_SETTINGS>3</CHANNEL_DELAY_SETTINGS>" << std::endl;
1569  *out << " <CHANNEL_BLACK_HIGH>400</CHANNEL_BLACK_HIGH>" << std::endl;
1570  *out << " <CHANNEL_BLACK_LOW>150</CHANNEL_BLACK_LOW>" << std::endl;
1571  *out << " <CHANNEL_ULTRA_BLACK>120</CHANNEL_ULTRA_BLACK>" << std::endl;
1572  *out << "" << std::endl;
1573  *out << " <OPT1_CAP>0</OPT1_CAP>" << std::endl;
1574  *out << " <OPT2_CAP>0</OPT2_CAP>" << std::endl;
1575  *out << " <OPT3_CAP>0</OPT3_CAP>" << std::endl;
1576  *out << " <OPT1_INP>0</OPT1_INP>" << std::endl;
1577  *out << " <OPT2_INP>0</OPT2_INP>" << std::endl;
1578  *out << " <OPT3_INP>0</OPT3_INP>" << std::endl;
1579  *out << " <OPT1_OUT>0</OPT1_OUT>" << std::endl;
1580  *out << " <OPT2_OUT>0</OPT2_OUT>" << std::endl;
1581  *out << " <OPT3_OUT>0</OPT3_OUT>" << std::endl;
1582  *out << " <NORTH_CLKPHB>511</NORTH_CLKPHB>" << std::endl;
1583  *out << " <NORTHCENTER_CLKPHB>511</NORTHCENTER_CLKPHB>" << std::endl;
1584  *out << " <SOUTHCENTER_CLKPHB>511</SOUTHCENTER_CLKPHB>" << std::endl;
1585  *out << " <SOUTH_CLKPHB>511</SOUTH_CLKPHB>" << std::endl;
1586  *out << " <NORTH_CTRL>0</NORTH_CTRL> " << std::endl;
1587  *out << " <NORTHCENTER_CTRL>0</NORTHCENTER_CTRL>" << std::endl;
1588  *out << " <SOUTHCENTER_CTRL>0</SOUTHCENTER_CTRL>" << std::endl;
1589  *out << " <SOUTH_CTRL>0</SOUTH_CTRL>" << std::endl;
1590  *out << " <REG1_TTCRX_FDLA>5</REG1_TTCRX_FDLA>" << std::endl;
1591  *out << " <REG2_TTCRX_CDLA>0</REG2_TTCRX_CDLA>" << std::endl;
1592  *out << " <REG3_TTCRX_CLKD2>155</REG3_TTCRX_CLKD2>" << std::endl;
1593  *out << " <CENTER_CTRL>0</CENTER_CTRL>" << std::endl;
1594  *out << " <CENTER_MODE>0</CENTER_MODE>" << std::endl;
1595  *out << " <B1_ADCGN>0</B1_ADCGN>" << std::endl;
1596  *out << " <B2_ADCGN>0</B2_ADCGN>" << std::endl;
1597  *out << " <B3_ADCGN>0</B3_ADCGN>" << std::endl;
1598  *out << " <B4_ADCGN>0</B4_ADCGN>" << std::endl;
1599  *out << " <NORTH_BADJ>330</NORTH_BADJ>" << std::endl;
1600  *out << " <NORTHCENTER_BADJ>330</NORTHCENTER_BADJ>" << std::endl;
1601  *out << " <SOUTHCENTER_BADJ>330</SOUTHCENTER_BADJ>" << std::endl;
1602  *out << " <SOUTH_BADJ>330</SOUTH_BADJ>" << std::endl;
1603  *out << " <NORTH_TBMMASK>2</NORTH_TBMMASK>" << std::endl;
1604  *out << " <NORTHCENTER_TBMMASK>2</NORTHCENTER_TBMMASK>" << std::endl;
1605  *out << " <SOUTHCENTER_TBMMASK>2</SOUTHCENTER_TBMMASK>" << std::endl;
1606  *out << " <SOUTH_TBMMASK>2</SOUTH_TBMMASK>" << std::endl;
1607  *out << " <NORTH_PWORD>177</NORTH_PWORD>" << std::endl;
1608  *out << " <NORTHCENTER_PWORD>178</NORTHCENTER_PWORD>" << std::endl;
1609  *out << " <SOUTHCENTER_PWORD>179</SOUTHCENTER_PWORD>" << std::endl;
1610  *out << " <SOUTH_PWORD>180</SOUTH_PWORD>" << std::endl;
1611  *out << " <SPECDAC>0</SPECDAC>" << std::endl;
1612  *out << " <OOS_LVL>0</OOS_LVL>" << std::endl;
1613  *out << " <ERR_LVL>0</ERR_LVL>" << std::endl;
1614  *out << " <NORTH_FIFO1_BZ_LVL>900</NORTH_FIFO1_BZ_LVL>" << std::endl;
1615  *out << " <NORTHCENTER_FIFO1_BZ_LVL>900</NORTHCENTER_FIFO1_BZ_LVL>" << std::endl;
1616  *out << " <SOUTHCENTER_FIFO1_BZ_LVL>900</SOUTHCENTER_FIFO1_BZ_LVL>" << std::endl;
1617  *out << " <SOUTH_FIFO1_BZ_LVL>900</SOUTH_FIFO1_BZ_LVL>" << std::endl;
1618  *out << " <FIFO3_WRN_LVL>7680</FIFO3_WRN_LVL> " << std::endl;
1619  *out << " <FED_MASTER_DELAY>0</FED_MASTER_DELAY>" << std::endl;
1620  *out << " <NO_HITLIMIT>0</NO_HITLIMIT>" << std::endl;
1621  *out << " <NC_HITLIMIT>0</NC_HITLIMIT>" << std::endl;
1622  *out << " <SC_HITLIMIT>0</SC_HITLIMIT>" << std::endl;
1623  *out << " <SO_HITLIMIT>0</SO_HITLIMIT>" << std::endl;
1624  *out << " <NO_TESTREG>0</NO_TESTREG>" << std::endl;
1625  *out << " <NC_TESTREG>0</NC_TESTREG>" << std::endl;
1626  *out << " <SC_TESTREG>0</SC_TESTREG>" << std::endl;
1627  *out << " <SO_TESTREG>0</SO_TESTREG>" << std::endl;
1628  *out << " <BUSYWHENBEHIND>4</BUSYWHENBEHIND>" << std::endl;
1629  *out << " <FEATUREREGISTER>0X1234</FEATUREREGISTER>" << std::endl;
1630  *out << " <FIFO2LIMIT>0X1C00</FIFO2LIMIT>" << std::endl;
1631  *out << " <TIMEOUTOROOSLIMIT>0</TIMEOUTOROOSLIMIT>" << std::endl;
1632  *out << " <LASTDACOFF>0</LASTDACOFF>" << std::endl;
1633  *out << " <SIMHITSPERROC>0</SIMHITSPERROC>" << std::endl;
1634  *out << " <BUSYHOLDMIN>0</BUSYHOLDMIN>" << std::endl;
1635  *out << " <SPARE1>0</SPARE1>" << std::endl;
1636  *out << " <SPARE2>0</SPARE2>" << std::endl;
1637  *out << " <SPARE3>0</SPARE3>" << std::endl;
1638  *out << " <SPARE4>0</SPARE4>" << std::endl;
1639  *out << " <SPARE5>0</SPARE5>" << std::endl;
1640  *out << " <SPARE6>0</SPARE6>" << std::endl;
1641  *out << " <SPARE7>0</SPARE7>" << std::endl;
1642  *out << " <SPARE8>0</SPARE8>" << std::endl;
1643  *out << " <SPARE9>0</SPARE9>" << std::endl;
1644  *out << " <SPARE10>0</SPARE10>" << std::endl;
1645  *out << " " << std::endl;
1646  *out << " </DATA>" << std::endl;
1647  *out << " " << std::endl;
1648 }

References fedNumber, MillePedeFileConverter_cfg::out, and AlCaHLTBitMon_QueryRunRegistry::string.

◆ writeXMLHeader() [1/2]

void PixelFEDCard::writeXMLHeader ( pos::PixelConfigKey  key,
int  version,
std::string  path,
std::ofstream *  fedstream,
std::ofstream *  roclvlstream,
std::ofstream *  tbmlvlsteram 
) const
overridevirtual

Reimplemented from pos::PixelConfigBase.

Definition at line 1400 of file PixelFEDCard.cc.

1405  {
1406  std::string mthn = "[PixelFEDCard::writeXMLHeader()]\t\t\t ";
1407  std::stringstream fedfullPath;
1408  std::stringstream rocfullPath;
1409  std::stringstream tbmfullPath;
1410 
1411  // modified by MR on 05-08-2008 16:50:28
1412  // FED MAIN XML FILE
1413  fedfullPath << path << "/FedConfiguration_Template_" << PixelTimeFormatter::getmSecTime() << ".xml";
1414  std::cout << __LINE__ << "]\t" << mthn << "Writing to: " << fedfullPath.str() << "" << std::endl;
1415 
1416  fedstream->open(fedfullPath.str().c_str());
1417 
1418  *fedstream << "<?xml version='1.0' encoding='UTF-8' standalone='yes'?>" << std::endl;
1419  *fedstream << "<ROOT xmlns:xsi='http://www.w3.org/2001/XMLSchema-instance'>" << std::endl;
1420  *fedstream << "" << std::endl;
1421  *fedstream << " <HEADER>" << std::endl;
1422  *fedstream << " <HINTS mode='load-as-group' /> " << std::endl;
1423  *fedstream << " <TYPE>" << std::endl;
1424  *fedstream << " <EXTENSION_TABLE_NAME>FED_CONFIGURATION</EXTENSION_TABLE_NAME>" << std::endl;
1425  *fedstream << " <NAME>Pixel FED Configuration</NAME>" << std::endl;
1426  *fedstream << " </TYPE>" << std::endl;
1427  *fedstream << " <RUN>" << std::endl;
1428  *fedstream << " <RUN_TYPE>Pixel FED Configuration</RUN_TYPE>" << std::endl;
1429  *fedstream << " <RUN_NUMBER>1</RUN_NUMBER>" << std::endl;
1430  *fedstream << " <RUN_BEGIN_TIMESTAMP>" << PixelTimeFormatter::getTime() << "</RUN_BEGIN_TIMESTAMP>" << std::endl;
1431  *fedstream << " <LOCATION>CERN P5</LOCATION>" << std::endl;
1432  *fedstream << " </RUN>" << std::endl;
1433  *fedstream << " </HEADER>" << std::endl;
1434  *fedstream << "" << std::endl;
1435  *fedstream << " <DATA_SET>" << std::endl;
1436  *fedstream << "" << std::endl;
1437  *fedstream << " <VERSION>" << version << "</VERSION>" << std::endl;
1438  *fedstream << " <COMMENT_DESCRIPTION>" << getComment() << "</COMMENT_DESCRIPTION>" << std::endl;
1439  *fedstream << " <CREATED_BY_USER>" << getAuthor() << "</CREATED_BY_USER>" << std::endl;
1440  *fedstream << "" << std::endl;
1441  *fedstream << " <PART>" << std::endl;
1442  *fedstream << " <NAME_LABEL>CMS-PIXEL-ROOT</NAME_LABEL>" << std::endl;
1443  *fedstream << " <KIND_OF_PART>Detector ROOT</KIND_OF_PART>" << std::endl;
1444  *fedstream << " </PART>" << std::endl;
1445 
1446  // ROC LEVELS MAIN XML FILE
1447  rocfullPath << path << "/Pixel_RocAnalogLevels_" << PixelTimeFormatter::getmSecTime() << ".xml";
1448  std::cout << __LINE__ << "]\t" << mthn << "Writing to: " << rocfullPath.str() << "" << std::endl;
1449 
1450  rocstream->open(rocfullPath.str().c_str());
1451 
1452  *rocstream << "<?xml version=\"1.0\" encoding=\"UTF-8\" standalone=\"yes\"?>" << std::endl;
1453  *rocstream << "<ROOT xmlns:xsi=\"http://www.w3.org/2001/XMLSchema-instance\">" << std::endl;
1454  *rocstream << "" << std::endl;
1455  *rocstream << " <HEADER>" << std::endl;
1456  *rocstream << " <HINTS mode='only-det-root,load-as-group'/>" << std::endl;
1457  *rocstream << " <TYPE>" << std::endl;
1458  *rocstream << " <EXTENSION_TABLE_NAME>ROC_ANALOG_LEVELS</EXTENSION_TABLE_NAME>" << std::endl;
1459  *rocstream << " <NAME>ROC Analog Levels</NAME>" << std::endl;
1460  *rocstream << " </TYPE>" << std::endl;
1461  *rocstream << " <RUN>" << std::endl;
1462  *rocstream << " <RUN_TYPE>ROC Analog Levels</RUN_TYPE>" << std::endl;
1463  *rocstream << " <RUN_NUMBER>1</RUN_NUMBER> " << std::endl;
1464  *rocstream << " <RUN_BEGIN_TIMESTAMP>" << PixelTimeFormatter::getTime() << "</RUN_BEGIN_TIMESTAMP>" << std::endl;
1465  *rocstream << " <CREATED_BY_USER>Umesh Joshi</CREATED_BY_USER> " << std::endl;
1466  *rocstream << " <LOCATION>CERN</LOCATION> " << std::endl;
1467  *rocstream << " <COMMENT_DESCRIPTION>ROC Analog Levels Template</COMMENT_DESCRIPTION>" << std::endl;
1468  *rocstream << " </RUN>" << std::endl;
1469  *rocstream << " </HEADER>" << std::endl;
1470  *rocstream << "" << std::endl;
1471  *rocstream << " <DATA_SET>" << std::endl;
1472  *rocstream << " <COMMENT_DESCRIPTION>ROC Analog Levels Template</COMMENT_DESCRIPTION>" << std::endl;
1473  *rocstream << " <VERSION>" << version << "</VERSION>" << std::endl;
1474  *rocstream << " " << std::endl;
1475  *rocstream << " <PART>" << std::endl;
1476  *rocstream << " <SERIAL_NUMBER>CMS-PIXEL-ROOT</SERIAL_NUMBER>" << std::endl;
1477  *rocstream << " <KIND_OF_PART>Detector ROOT</KIND_OF_PART>" << std::endl;
1478  *rocstream << " </PART>" << std::endl;
1479 
1480  // TBM LEVELS MAIN XML FILE
1481  tbmfullPath << path << "/Pixel_TbmAnalogLevels_" << PixelTimeFormatter::getmSecTime() << ".xml";
1482  std::cout << __LINE__ << "]\t" << mthn << "Writing to: " << tbmfullPath.str() << "" << std::endl;
1483 
1484  tbmstream->open(tbmfullPath.str().c_str());
1485 
1486  *tbmstream << "<?xml version=\"1.0\" encoding=\"UTF-8\" standalone=\"yes\"?>" << std::endl;
1487  *tbmstream << "<ROOT xmlns:xsi=\"http://www.w3.org/2001/XMLSchema-instance\">" << std::endl;
1488  *tbmstream << "" << std::endl;
1489  *tbmstream << " <HEADER>" << std::endl;
1490  *tbmstream << " <HINTS mode='only-det-root,load-as-group' />" << std::endl;
1491  *tbmstream << " <TYPE>" << std::endl;
1492  *tbmstream << " <EXTENSION_TABLE_NAME>TBM_ANALOG_LEVELS</EXTENSION_TABLE_NAME>" << std::endl;
1493  *tbmstream << " <NAME>TBM Analog Levels</NAME>" << std::endl;
1494  *tbmstream << " </TYPE>" << std::endl;
1495  *tbmstream << " <RUN>" << std::endl;
1496  *tbmstream << " <RUN_TYPE>TBM Analog Levels</RUN_TYPE>" << std::endl;
1497  *tbmstream << " <RUN_NUMBER>1</RUN_NUMBER>" << std::endl;
1498  *tbmstream << " <RUN_BEGIN_TIMESTAMP>" << PixelTimeFormatter::getTime() << "</RUN_BEGIN_TIMESTAMP>" << std::endl;
1499  *tbmstream << " <CREATED_BY_USER>Umesh Joshi</CREATED_BY_USER> " << std::endl;
1500  *tbmstream << " <LOCATION>CERN</LOCATION> " << std::endl;
1501  *tbmstream << " <COMMENT_DESCRIPTION>TBM Analog Levels</COMMENT_DESCRIPTION>" << std::endl;
1502  *tbmstream << " </RUN>" << std::endl;
1503  *tbmstream << " </HEADER>" << std::endl;
1504  *tbmstream << "" << std::endl;
1505  *tbmstream << " <DATA_SET>" << std::endl;
1506  *tbmstream << " <VERSION>" << version << "</VERSION>" << std::endl;
1507  *tbmstream << " " << std::endl;
1508  *tbmstream << " <PART>" << std::endl;
1509  *tbmstream << " <SERIAL_NUMBER>CMS-PIXEL-ROOT</SERIAL_NUMBER>" << std::endl;
1510  *tbmstream << " <KIND_OF_PART>Detector ROOT</KIND_OF_PART>" << std::endl;
1511  *tbmstream << " </PART>" << std::endl;
1512 }

References gather_cfg::cout, pos::PixelConfigBase::getAuthor(), pos::PixelConfigBase::getComment(), pos::PixelTimeFormatter::getmSecTime(), pos::PixelTimeFormatter::getTime(), castor_dqm_sourceclient_file_cfg::path, AlCaHLTBitMon_QueryRunRegistry::string, and BeamSplash_cfg::version.

◆ writeXMLHeader() [2/2]

void PixelFEDCard::writeXMLHeader ( pos::PixelConfigKey  key,
int  version,
std::string  path,
std::ofstream *  out 
) const
overridevirtual

Reimplemented from pos::PixelConfigBase.

Definition at line 1515 of file PixelFEDCard.cc.

1515  {
1516  std::string mthn = "[PixelFEDCard::writeXMLHeader()]\t\t\t ";
1517  std::stringstream fullPath;
1518 
1519  fullPath << path << "/fedcard_" << PixelTimeFormatter::getmSecTime() << ".xml";
1520  std::cout << __LINE__ << "]\t" << mthn << "Writing to: " << fullPath.str() << "" << std::endl;
1521 
1522  out->open(fullPath.str().c_str());
1523 
1524  *out << "<?xml version='1.0' encoding='UTF-8' standalone='yes'?>" << std::endl;
1525  *out << "<ROOT>" << std::endl;
1526  *out << "" << std::endl;
1527  *out << " <HEADER>" << std::endl;
1528  *out << " <TYPE>" << std::endl;
1529  *out << " <EXTENSION_TABLE_NAME>FED_CONFIGURATION</EXTENSION_TABLE_NAME>" << std::endl;
1530  *out << " <NAME>Pixel FED Configuration</NAME>" << std::endl;
1531  *out << " </TYPE>" << std::endl;
1532  *out << " <RUN>" << std::endl;
1533  *out << " <RUN_TYPE>Pixel FED Configuration</RUN_TYPE>" << std::endl;
1534  *out << " <RUN_NUMBER>1</RUN_NUMBER>" << std::endl;
1535  *out << " <RUN_BEGIN_TIMESTAMP>" << PixelTimeFormatter::getTime() << "</RUN_BEGIN_TIMESTAMP>" << std::endl;
1536  *out << " <COMMENT_DESCRIPTION>Pixel FED Configuration</COMMENT_DESCRIPTION>" << std::endl;
1537  *out << " <LOCATION>CERN TAC</LOCATION>" << std::endl;
1538  *out << " <CREATED_BY_USER>Dario Menasce</CREATED_BY_USER>" << std::endl;
1539  *out << " </RUN>" << std::endl;
1540  *out << " </HEADER>" << std::endl;
1541  *out << "" << std::endl;
1542  *out << " <DATA_SET>" << std::endl;
1543  *out << "" << std::endl;
1544  *out << " <VERSION>" << version << "</VERSION>" << std::endl;
1545  *out << " <COMMENT_DESCRIPTION>Pixel FED Configuration</COMMENT_DESCRIPTION>" << std::endl;
1546  *out << "" << std::endl;
1547  *out << " <PART>" << std::endl;
1548  *out << " <NAME_LABEL>CMS-PIXEL-ROOT</NAME_LABEL>" << std::endl;
1549  *out << " <KIND_OF_PART>Detector ROOT</KIND_OF_PART>" << std::endl;
1550  *out << " </PART>" << std::endl;
1551 }

References gather_cfg::cout, contentValuesFiles::fullPath, pos::PixelTimeFormatter::getmSecTime(), pos::PixelTimeFormatter::getTime(), MillePedeFileConverter_cfg::out, castor_dqm_sourceclient_file_cfg::path, AlCaHLTBitMon_QueryRunRegistry::string, and BeamSplash_cfg::version.

◆ writeXMLTrailer() [1/2]

void PixelFEDCard::writeXMLTrailer ( std::ofstream *  fedstream,
std::ofstream *  recostream,
std::ofstream *  tbmstream 
) const
overridevirtual

Reimplemented from pos::PixelConfigBase.

Definition at line 1786 of file PixelFEDCard.cc.

1786  {
1787  std::string mthn = "[PixelFEDCard::writeXMLTrailer()]\t\t\t ";
1788 
1789  // Main FED
1790  *fedstream << " </DATA_SET>" << std::endl;
1791  *fedstream << "</ROOT>" << std::endl;
1792 
1793  fedstream->close();
1794  std::cout << __LINE__ << "]\t" << mthn << "Data written for main fed" << std::endl;
1795 
1796  // ROC LVLS
1797  *rocstream << " </DATA_SET>" << std::endl;
1798  *rocstream << "</ROOT>" << std::endl;
1799 
1800  rocstream->close();
1801  std::cout << __LINE__ << "]\t" << mthn << "Data written for roc analog levels" << std::endl;
1802 
1803  // TBM LVLS
1804  *tbmstream << " </DATA_SET>" << std::endl;
1805  *tbmstream << "</ROOT>" << std::endl;
1806 
1807  tbmstream->close();
1808  std::cout << __LINE__ << "]\t" << mthn << "Data written for tbm analog levels" << std::endl;
1809 }

References gather_cfg::cout, and AlCaHLTBitMon_QueryRunRegistry::string.

◆ writeXMLTrailer() [2/2]

void PixelFEDCard::writeXMLTrailer ( std::ofstream *  out) const
overridevirtual

Reimplemented from pos::PixelConfigBase.

Definition at line 1812 of file PixelFEDCard.cc.

1812  {
1813  std::string mthn = "[PixelFEDCard::writeXMLTrailer()]\t\t\t ";
1814 
1815  *out << " </DATA_SET>" << std::endl;
1816  *out << "</ROOT>" << std::endl;
1817 
1818  out->close();
1819  std::cout << __LINE__ << "]\t" << mthn << "Data written" << std::endl;
1820 }

References gather_cfg::cout, MillePedeFileConverter_cfg::out, and AlCaHLTBitMon_QueryRunRegistry::string.

Member Data Documentation

◆ BlackHi

int pos::PixelFEDCard::BlackHi[36]

Definition at line 78 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ BlackLo

int pos::PixelFEDCard::BlackLo[36]

Definition at line 79 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ BusyHoldMin

int pos::PixelFEDCard::BusyHoldMin

Definition at line 149 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ BusyWhenBehind

int pos::PixelFEDCard::BusyWhenBehind

Definition at line 150 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ Ccntrl

unsigned int pos::PixelFEDCard::Ccntrl

Definition at line 109 of file PixelFEDCard.h.

Referenced by clear(), restoreControlAndModeRegister(), writeASCII(), and writeXML().

◆ Ccntrl_original

int pos::PixelFEDCard::Ccntrl_original

Definition at line 142 of file PixelFEDCard.h.

Referenced by restoreControlAndModeRegister().

◆ ClkDes2

unsigned int pos::PixelFEDCard::ClkDes2

Definition at line 106 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ clkphs10_18

unsigned int pos::PixelFEDCard::clkphs10_18

Definition at line 72 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ clkphs19_27

unsigned int pos::PixelFEDCard::clkphs19_27

Definition at line 72 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ clkphs1_9

unsigned int pos::PixelFEDCard::clkphs1_9

Definition at line 72 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ clkphs28_36

unsigned int pos::PixelFEDCard::clkphs28_36

Definition at line 72 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ CoarseDel

int pos::PixelFEDCard::CoarseDel

Definition at line 105 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ DelayCh

int pos::PixelFEDCard::DelayCh[36]

Definition at line 75 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ Errlvl

int pos::PixelFEDCard::Errlvl

Definition at line 124 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ FeatureRegister

int pos::PixelFEDCard::FeatureRegister

Definition at line 151 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ FEDBASE_0

unsigned long pos::PixelFEDCard::FEDBASE_0

Definition at line 146 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ fedNumber

unsigned long pos::PixelFEDCard::fedNumber

Definition at line 146 of file PixelFEDCard.h.

Referenced by pos::PixelConfigurationVerifier::checkChannelEnable(), clear(), writeASCII(), and writeXML().

◆ FedTTCDelay

int pos::PixelFEDCard::FedTTCDelay

Definition at line 130 of file PixelFEDCard.h.

Referenced by writeASCII(), and writeXML().

◆ FIFO2Limit

int pos::PixelFEDCard::FIFO2Limit

Definition at line 152 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ fifo3Wrnlvl

int pos::PixelFEDCard::fifo3Wrnlvl

Definition at line 127 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ FineDes1Del

int pos::PixelFEDCard::FineDes1Del

Definition at line 105 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ FineDes2Del

int pos::PixelFEDCard::FineDes2Del

Definition at line 105 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ LastDacOff

int pos::PixelFEDCard::LastDacOff

Definition at line 153 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ modeRegister

int pos::PixelFEDCard::modeRegister

Definition at line 112 of file PixelFEDCard.h.

Referenced by clear(), restoreControlAndModeRegister(), writeASCII(), and writeXML().

◆ modeRegister_original

int pos::PixelFEDCard::modeRegister_original

Definition at line 143 of file PixelFEDCard.h.

Referenced by restoreControlAndModeRegister().

◆ N_hitlimit

int pos::PixelFEDCard::N_hitlimit

Definition at line 133 of file PixelFEDCard.h.

Referenced by writeASCII(), and writeXML().

◆ N_Pword

unsigned int pos::PixelFEDCard::N_Pword

Definition at line 99 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ N_TBMmask

unsigned int pos::PixelFEDCard::N_TBMmask

Definition at line 96 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ N_testreg

int pos::PixelFEDCard::N_testreg

Definition at line 136 of file PixelFEDCard.h.

Referenced by writeASCII(), and writeXML().

◆ Nadcg

unsigned int pos::PixelFEDCard::Nadcg

Definition at line 118 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ Nbaseln

unsigned int pos::PixelFEDCard::Nbaseln

Definition at line 121 of file PixelFEDCard.h.

Referenced by clear(), restoreBaselinAndChannelMasks(), writeASCII(), and writeXML().

◆ Nbaseln_original

int pos::PixelFEDCard::Nbaseln_original

Definition at line 140 of file PixelFEDCard.h.

Referenced by restoreBaselinAndChannelMasks().

◆ NC_hitlimit

int pos::PixelFEDCard::NC_hitlimit

Definition at line 133 of file PixelFEDCard.h.

Referenced by writeASCII(), and writeXML().

◆ NC_Pword

unsigned int pos::PixelFEDCard::NC_Pword

Definition at line 99 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ NC_TBMmask

unsigned int pos::PixelFEDCard::NC_TBMmask

Definition at line 96 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ NC_testreg

int pos::PixelFEDCard::NC_testreg

Definition at line 136 of file PixelFEDCard.h.

Referenced by writeASCII(), and writeXML().

◆ NCadcg

unsigned int pos::PixelFEDCard::NCadcg

Definition at line 118 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ NCbaseln

unsigned int pos::PixelFEDCard::NCbaseln

Definition at line 121 of file PixelFEDCard.h.

Referenced by clear(), restoreBaselinAndChannelMasks(), writeASCII(), and writeXML().

◆ NCbaseln_original

int pos::PixelFEDCard::NCbaseln_original

Definition at line 140 of file PixelFEDCard.h.

Referenced by restoreBaselinAndChannelMasks().

◆ NCcntrl

unsigned int pos::PixelFEDCard::NCcntrl

Definition at line 89 of file PixelFEDCard.h.

Referenced by clear(), enabledChannels(), restoreBaselinAndChannelMasks(), setChannel(), writeASCII(), and writeXML().

◆ NCcntrl_original

unsigned int pos::PixelFEDCard::NCcntrl_original

Definition at line 93 of file PixelFEDCard.h.

Referenced by restoreBaselinAndChannelMasks().

◆ NCfifo1Bzlvl

int pos::PixelFEDCard::NCfifo1Bzlvl

Definition at line 127 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ Ncntrl

unsigned int pos::PixelFEDCard::Ncntrl

Definition at line 89 of file PixelFEDCard.h.

Referenced by clear(), enabledChannels(), restoreBaselinAndChannelMasks(), setChannel(), writeASCII(), and writeXML().

◆ Ncntrl_original

unsigned int pos::PixelFEDCard::Ncntrl_original

Definition at line 93 of file PixelFEDCard.h.

Referenced by restoreBaselinAndChannelMasks().

◆ Nfifo1Bzlvl

int pos::PixelFEDCard::Nfifo1Bzlvl

Definition at line 127 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ NRocs

int pos::PixelFEDCard::NRocs[36]

Definition at line 115 of file PixelFEDCard.h.

Referenced by pos::PixelConfigurationVerifier::checkChannelEnable(), clear(), writeASCII(), and writeXML().

◆ offs_dac

int pos::PixelFEDCard::offs_dac[36]

Definition at line 69 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ Ooslvl

int pos::PixelFEDCard::Ooslvl

Definition at line 124 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ opt_cap

int pos::PixelFEDCard::opt_cap[3]

Definition at line 64 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ opt_inadj

int pos::PixelFEDCard::opt_inadj[3]

Definition at line 65 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ opt_ouadj

int pos::PixelFEDCard::opt_ouadj[3]

Definition at line 66 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ ROC_L0

int pos::PixelFEDCard::ROC_L0[36][26]

Definition at line 86 of file PixelFEDCard.h.

Referenced by clear(), readDBROCLevels(), writeASCII(), and writeXML().

◆ ROC_L1

int pos::PixelFEDCard::ROC_L1[36][26]

Definition at line 86 of file PixelFEDCard.h.

Referenced by clear(), readDBROCLevels(), writeASCII(), and writeXML().

◆ ROC_L2

int pos::PixelFEDCard::ROC_L2[36][26]

Definition at line 86 of file PixelFEDCard.h.

Referenced by clear(), readDBROCLevels(), writeASCII(), and writeXML().

◆ ROC_L3

int pos::PixelFEDCard::ROC_L3[36][26]

Definition at line 86 of file PixelFEDCard.h.

Referenced by clear(), readDBROCLevels(), writeASCII(), and writeXML().

◆ ROC_L4

int pos::PixelFEDCard::ROC_L4[36][26]

Definition at line 86 of file PixelFEDCard.h.

Referenced by clear(), readDBROCLevels(), writeASCII(), and writeXML().

◆ S_hitlimit

int pos::PixelFEDCard::S_hitlimit

Definition at line 133 of file PixelFEDCard.h.

Referenced by writeASCII(), and writeXML().

◆ S_Pword

unsigned int pos::PixelFEDCard::S_Pword

Definition at line 99 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ S_TBMmask

unsigned int pos::PixelFEDCard::S_TBMmask

Definition at line 96 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ S_testreg

int pos::PixelFEDCard::S_testreg

Definition at line 136 of file PixelFEDCard.h.

Referenced by writeASCII(), and writeXML().

◆ Sadcg

unsigned int pos::PixelFEDCard::Sadcg

Definition at line 118 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ Sbaseln

unsigned int pos::PixelFEDCard::Sbaseln

Definition at line 121 of file PixelFEDCard.h.

Referenced by clear(), restoreBaselinAndChannelMasks(), writeASCII(), and writeXML().

◆ Sbaseln_original

int pos::PixelFEDCard::Sbaseln_original

Definition at line 140 of file PixelFEDCard.h.

Referenced by restoreBaselinAndChannelMasks().

◆ SC_hitlimit

int pos::PixelFEDCard::SC_hitlimit

Definition at line 133 of file PixelFEDCard.h.

Referenced by writeASCII(), and writeXML().

◆ SC_Pword

unsigned int pos::PixelFEDCard::SC_Pword

Definition at line 99 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ SC_TBMmask

unsigned int pos::PixelFEDCard::SC_TBMmask

Definition at line 96 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ SC_testreg

int pos::PixelFEDCard::SC_testreg

Definition at line 136 of file PixelFEDCard.h.

Referenced by writeASCII(), and writeXML().

◆ SCadcg

unsigned int pos::PixelFEDCard::SCadcg

Definition at line 118 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ SCbaseln

unsigned int pos::PixelFEDCard::SCbaseln

Definition at line 121 of file PixelFEDCard.h.

Referenced by clear(), restoreBaselinAndChannelMasks(), writeASCII(), and writeXML().

◆ SCbaseln_original

int pos::PixelFEDCard::SCbaseln_original

Definition at line 140 of file PixelFEDCard.h.

Referenced by restoreBaselinAndChannelMasks().

◆ SCcntrl

unsigned int pos::PixelFEDCard::SCcntrl

Definition at line 89 of file PixelFEDCard.h.

Referenced by clear(), enabledChannels(), restoreBaselinAndChannelMasks(), setChannel(), writeASCII(), and writeXML().

◆ SCcntrl_original

unsigned int pos::PixelFEDCard::SCcntrl_original

Definition at line 93 of file PixelFEDCard.h.

Referenced by restoreBaselinAndChannelMasks().

◆ SCfifo1Bzlvl

int pos::PixelFEDCard::SCfifo1Bzlvl

Definition at line 127 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ Scntrl

unsigned int pos::PixelFEDCard::Scntrl

Definition at line 89 of file PixelFEDCard.h.

Referenced by clear(), enabledChannels(), restoreBaselinAndChannelMasks(), setChannel(), writeASCII(), and writeXML().

◆ Scntrl_original

unsigned int pos::PixelFEDCard::Scntrl_original

Definition at line 93 of file PixelFEDCard.h.

Referenced by restoreBaselinAndChannelMasks().

◆ Sfifo1Bzlvl

int pos::PixelFEDCard::Sfifo1Bzlvl

Definition at line 127 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ SimHitsPerRoc

int pos::PixelFEDCard::SimHitsPerRoc

Definition at line 154 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ SPARE1

int pos::PixelFEDCard::SPARE1

Definition at line 157 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ SPARE10

int pos::PixelFEDCard::SPARE10

Definition at line 166 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ SPARE2

int pos::PixelFEDCard::SPARE2

Definition at line 158 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ SPARE3

int pos::PixelFEDCard::SPARE3

Definition at line 159 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ SPARE4

int pos::PixelFEDCard::SPARE4

Definition at line 160 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ SPARE5

int pos::PixelFEDCard::SPARE5

Definition at line 161 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ SPARE6

int pos::PixelFEDCard::SPARE6

Definition at line 162 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ SPARE7

int pos::PixelFEDCard::SPARE7

Definition at line 163 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ SPARE8

int pos::PixelFEDCard::SPARE8

Definition at line 164 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ SPARE9

int pos::PixelFEDCard::SPARE9

Definition at line 165 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ SpecialDac

unsigned int pos::PixelFEDCard::SpecialDac

Definition at line 102 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ TBM_L0

int pos::PixelFEDCard::TBM_L0[36]

Definition at line 83 of file PixelFEDCard.h.

Referenced by clear(), readDBTBMLevels(), writeASCII(), and writeXML().

◆ TBM_L1

int pos::PixelFEDCard::TBM_L1[36]

Definition at line 83 of file PixelFEDCard.h.

Referenced by clear(), readDBTBMLevels(), writeASCII(), and writeXML().

◆ TBM_L2

int pos::PixelFEDCard::TBM_L2[36]

Definition at line 83 of file PixelFEDCard.h.

Referenced by clear(), readDBTBMLevels(), writeASCII(), and writeXML().

◆ TBM_L3

int pos::PixelFEDCard::TBM_L3[36]

Definition at line 83 of file PixelFEDCard.h.

Referenced by clear(), readDBTBMLevels(), writeASCII(), and writeXML().

◆ TBM_L4

int pos::PixelFEDCard::TBM_L4[36]

Definition at line 83 of file PixelFEDCard.h.

Referenced by clear(), readDBTBMLevels(), writeASCII(), and writeXML().

◆ TimeoutOROOSLimit

int pos::PixelFEDCard::TimeoutOROOSLimit

Definition at line 155 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ TriggerHoldoff

int pos::PixelFEDCard::TriggerHoldoff

Definition at line 156 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

◆ TRL_L0

int pos::PixelFEDCard::TRL_L0[36]

Definition at line 84 of file PixelFEDCard.h.

Referenced by clear(), readDBTBMLevels(), writeASCII(), and writeXML().

◆ TRL_L1

int pos::PixelFEDCard::TRL_L1[36]

Definition at line 84 of file PixelFEDCard.h.

Referenced by clear(), readDBTBMLevels(), writeASCII(), and writeXML().

◆ TRL_L2

int pos::PixelFEDCard::TRL_L2[36]

Definition at line 84 of file PixelFEDCard.h.

Referenced by clear(), readDBTBMLevels(), writeASCII(), and writeXML().

◆ TRL_L3

int pos::PixelFEDCard::TRL_L3[36]

Definition at line 84 of file PixelFEDCard.h.

Referenced by clear(), readDBTBMLevels(), writeASCII(), and writeXML().

◆ TRL_L4

int pos::PixelFEDCard::TRL_L4[36]

Definition at line 84 of file PixelFEDCard.h.

Referenced by clear(), readDBTBMLevels(), writeASCII(), and writeXML().

◆ Ublack

int pos::PixelFEDCard::Ublack[36]

Definition at line 80 of file PixelFEDCard.h.

Referenced by clear(), writeASCII(), and writeXML().

pos::PixelFEDCard::SC_hitlimit
int SC_hitlimit
Definition: PixelFEDCard.h:133
pos::PixelFEDCard::NC_hitlimit
int NC_hitlimit
Definition: PixelFEDCard.h:133
pos::PixelFEDCard::LastDacOff
int LastDacOff
Definition: PixelFEDCard.h:153
pos::PixelFEDCard::SPARE4
int SPARE4
Definition: PixelFEDCard.h:160
pos::PixelFEDCard::SCbaseln_original
int SCbaseln_original
Definition: PixelFEDCard.h:140
pos::PixelFEDCard::Sadcg
unsigned int Sadcg
Definition: PixelFEDCard.h:118
mps_fire.i
i
Definition: mps_fire.py:355
pos::PixelFEDCard::TBM_L3
int TBM_L3[36]
Definition: PixelFEDCard.h:83
dqmiodumpmetadata.n
n
Definition: dqmiodumpmetadata.py:28
pos::PixelFEDCard::S_hitlimit
int S_hitlimit
Definition: PixelFEDCard.h:133
pos::PixelFEDCard::clkphs10_18
unsigned int clkphs10_18
Definition: PixelFEDCard.h:72
pos::PixelFEDCard::Ccntrl
unsigned int Ccntrl
Definition: PixelFEDCard.h:109
pos::PixelFEDCard::fifo3Wrnlvl
int fifo3Wrnlvl
Definition: PixelFEDCard.h:127
pos::PixelFEDCard::DelayCh
int DelayCh[36]
Definition: PixelFEDCard.h:75
pos::PixelFEDCard::Ncntrl
unsigned int Ncntrl
Definition: PixelFEDCard.h:89
pos::PixelFEDCard::Sbaseln
unsigned int Sbaseln
Definition: PixelFEDCard.h:121
contentValuesFiles.fullPath
fullPath
Definition: contentValuesFiles.py:64
pos::PixelFEDCard::BusyHoldMin
int BusyHoldMin
Definition: PixelFEDCard.h:149
pos::PixelFEDCard::NCbaseln
unsigned int NCbaseln
Definition: PixelFEDCard.h:121
pos::PixelFEDCard::SimHitsPerRoc
int SimHitsPerRoc
Definition: PixelFEDCard.h:154
pos::PixelFEDCard::clkphs28_36
unsigned int clkphs28_36
Definition: PixelFEDCard.h:72
gather_cfg.cout
cout
Definition: gather_cfg.py:144
ALCARECOPromptCalibProdSiPixelAli0T_cff.mode
mode
Definition: ALCARECOPromptCalibProdSiPixelAli0T_cff.py:96
cms::cuda::assert
assert(be >=bs)
pos::PixelFEDCard::Nfifo1Bzlvl
int Nfifo1Bzlvl
Definition: PixelFEDCard.h:127
pos::PixelFEDCard::BusyWhenBehind
int BusyWhenBehind
Definition: PixelFEDCard.h:150
pos::PixelFEDCard::SPARE5
int SPARE5
Definition: PixelFEDCard.h:161
pos::PixelFEDCard::opt_cap
int opt_cap[3]
Definition: PixelFEDCard.h:64
pos::PixelFEDCard::modeRegister
int modeRegister
Definition: PixelFEDCard.h:112
pos::PixelFEDCard::ROC_L1
int ROC_L1[36][26]
Definition: PixelFEDCard.h:86
pos::PixelFEDCard::TRL_L1
int TRL_L1[36]
Definition: PixelFEDCard.h:84
pos::PixelFEDCard::TimeoutOROOSLimit
int TimeoutOROOSLimit
Definition: PixelFEDCard.h:155
pos::PixelFEDCard::N_Pword
unsigned int N_Pword
Definition: PixelFEDCard.h:99
pos::PixelFEDCard::ROC_L3
int ROC_L3[36][26]
Definition: PixelFEDCard.h:86
pos::PixelFEDCard::NRocs
int NRocs[36]
Definition: PixelFEDCard.h:115
pos::PixelFEDCard::NCcntrl_original
unsigned int NCcntrl_original
Definition: PixelFEDCard.h:93
pos::PixelFEDCard::N_testreg
int N_testreg
Definition: PixelFEDCard.h:136
pos::PixelFEDCard::NC_Pword
unsigned int NC_Pword
Definition: PixelFEDCard.h:99
pos::PixelFEDCard::TBM_L1
int TBM_L1[36]
Definition: PixelFEDCard.h:83
pos::PixelFEDCard::TRL_L3
int TRL_L3[36]
Definition: PixelFEDCard.h:84
pos::PixelFEDCard::clkphs1_9
unsigned int clkphs1_9
Definition: PixelFEDCard.h:72
pos::PixelTimeFormatter::getTime
static std::string getTime(void)
Definition: PixelTimeFormatter.h:60
pos::PixelFEDCard::Ooslvl
int Ooslvl
Definition: PixelFEDCard.h:124
pos::PixelFEDCard::TBM_L4
int TBM_L4[36]
Definition: PixelFEDCard.h:83
pos::PixelFEDCard::clkphs19_27
unsigned int clkphs19_27
Definition: PixelFEDCard.h:72
pos::PixelFEDCard::S_Pword
unsigned int S_Pword
Definition: PixelFEDCard.h:99
pos::PixelConfigBase::getAuthor
std::string getAuthor() const
Definition: PixelConfigBase.h:70
pos::PixelFEDCard::modeRegister_original
int modeRegister_original
Definition: PixelFEDCard.h:143
pos::PixelFEDCard::FedTTCDelay
int FedTTCDelay
Definition: PixelFEDCard.h:130
pos::PixelTimeFormatter::getmSecTime
static std::string getmSecTime(void)
Definition: PixelTimeFormatter.h:93
pos::PixelFEDCard::SC_testreg
int SC_testreg
Definition: PixelFEDCard.h:136
corrVsCorr.filename
filename
Definition: corrVsCorr.py:123
pos::PixelFEDCard::NCcntrl
unsigned int NCcntrl
Definition: PixelFEDCard.h:89
pos::PixelFEDCard::SC_TBMmask
unsigned int SC_TBMmask
Definition: PixelFEDCard.h:96
pos::PixelFEDCard::SPARE2
int SPARE2
Definition: PixelFEDCard.h:158
pos::PixelFEDCard::N_TBMmask
unsigned int N_TBMmask
Definition: PixelFEDCard.h:96
pos::PixelFEDCard::Scntrl
unsigned int Scntrl
Definition: PixelFEDCard.h:89
pos::PixelFEDCard::FineDes1Del
int FineDes1Del
Definition: PixelFEDCard.h:105
pos::PixelFEDCard::SPARE3
int SPARE3
Definition: PixelFEDCard.h:159
AlCaHLTBitMon_QueryRunRegistry.string
string
Definition: AlCaHLTBitMon_QueryRunRegistry.py:256
pos::PixelConfigBase::PixelConfigBase
PixelConfigBase(std::string description, std::string creator, std::string date)
Definition: PixelConfigBase.cc:15
pos::PixelConfigBase::getComment
std::string getComment() const
Definition: PixelConfigBase.h:71
pos::PixelFEDCard::Errlvl
int Errlvl
Definition: PixelFEDCard.h:124
pos::PixelFEDCard::SPARE1
int SPARE1
Definition: PixelFEDCard.h:157
pos::PixelFEDCard::TBM_L0
int TBM_L0[36]
Definition: PixelFEDCard.h:83
pos::PixelFEDCard::TRL_L2
int TRL_L2[36]
Definition: PixelFEDCard.h:84
pos::PixelFEDCard::NCbaseln_original
int NCbaseln_original
Definition: PixelFEDCard.h:140
cuy.ins
ins
Definition: cuy.py:314
pos::PixelFEDCard::SPARE8
int SPARE8
Definition: PixelFEDCard.h:164
pos::PixelFEDCard::FeatureRegister
int FeatureRegister
Definition: PixelFEDCard.h:151
beam_dqm_sourceclient-live_cfg.cerr
cerr
Definition: beam_dqm_sourceclient-live_cfg.py:17
pos::PixelFEDCard::Sfifo1Bzlvl
int Sfifo1Bzlvl
Definition: PixelFEDCard.h:127
pos::PixelFEDCard::SpecialDac
unsigned int SpecialDac
Definition: PixelFEDCard.h:102
pos::PixelFEDCard::SC_Pword
unsigned int SC_Pword
Definition: PixelFEDCard.h:99
pos::PixelFEDCard::NC_TBMmask
unsigned int NC_TBMmask
Definition: PixelFEDCard.h:96
pos::PixelFEDCard::S_testreg
int S_testreg
Definition: PixelFEDCard.h:136
pos::PixelFEDCard::SCadcg
unsigned int SCadcg
Definition: PixelFEDCard.h:118
pos::PixelFEDCard::Nbaseln_original
int Nbaseln_original
Definition: PixelFEDCard.h:140
pos::PixelFEDCard::Scntrl_original
unsigned int Scntrl_original
Definition: PixelFEDCard.h:93
pos::PixelFEDCard::Ublack
int Ublack[36]
Definition: PixelFEDCard.h:80
pos::PixelFEDCard::enabledChannels
uint64_t enabledChannels()
Definition: PixelFEDCard.cc:2007
pos::PixelFEDCard::ROC_L2
int ROC_L2[36][26]
Definition: PixelFEDCard.h:86
HltBtagPostValidation_cff.c
c
Definition: HltBtagPostValidation_cff.py:31
pos::PixelFEDCard::SPARE9
int SPARE9
Definition: PixelFEDCard.h:165
pos::PixelFEDCard::NCfifo1Bzlvl
int NCfifo1Bzlvl
Definition: PixelFEDCard.h:127
alignCSCRings.r
r
Definition: alignCSCRings.py:93
pos::PixelFEDCard::N_hitlimit
int N_hitlimit
Definition: PixelFEDCard.h:133
L1DTConfigBti_cff.LL
LL
Definition: L1DTConfigBti_cff.py:25
pos::PixelFEDCard::ClkDes2
unsigned int ClkDes2
Definition: PixelFEDCard.h:106
pos::PixelFEDCard::SCbaseln
unsigned int SCbaseln
Definition: PixelFEDCard.h:121
pos::PixelFEDCard::S_TBMmask
unsigned int S_TBMmask
Definition: PixelFEDCard.h:96
pos::PixelFEDCard::clear
void clear(void)
Definition: PixelFEDCard.cc:1093
pos::PixelFEDCard::Nadcg
unsigned int Nadcg
Definition: PixelFEDCard.h:118
pos::PixelFEDCard::TRL_L0
int TRL_L0[36]
Definition: PixelFEDCard.h:84
pos::PixelFEDCard::FEDBASE_0
unsigned long FEDBASE_0
Definition: PixelFEDCard.h:146
ewkTauDQM_cfi.channels
channels
Definition: ewkTauDQM_cfi.py:14
pos::PixelFEDCard::SPARE10
int SPARE10
Definition: PixelFEDCard.h:166
pos::PixelFEDCard::ROC_L4
int ROC_L4[36][26]
Definition: PixelFEDCard.h:86
pos::PixelFEDCard::SPARE6
int SPARE6
Definition: PixelFEDCard.h:162
pos::PixelFEDCard::FineDes2Del
int FineDes2Del
Definition: PixelFEDCard.h:105
pos::PixelFEDCard::SCfifo1Bzlvl
int SCfifo1Bzlvl
Definition: PixelFEDCard.h:127
pos::PixelFEDCard::BlackHi
int BlackHi[36]
Definition: PixelFEDCard.h:78
pos::PixelFEDCard::Sbaseln_original
int Sbaseln_original
Definition: PixelFEDCard.h:140
pos::PixelFEDCard::TRL_L4
int TRL_L4[36]
Definition: PixelFEDCard.h:84
cond::uint64_t
unsigned long long uint64_t
Definition: Time.h:13
MillePedeFileConverter_cfg.out
out
Definition: MillePedeFileConverter_cfg.py:31
pos::PixelFEDCard::TriggerHoldoff
int TriggerHoldoff
Definition: PixelFEDCard.h:156
timingPdfMaker.outfile
outfile
Definition: timingPdfMaker.py:351
castor_dqm_sourceclient_file_cfg.path
path
Definition: castor_dqm_sourceclient_file_cfg.py:37
pos::PixelFEDCard::SPARE7
int SPARE7
Definition: PixelFEDCard.h:163
pos::PixelFEDCard::Nbaseln
unsigned int Nbaseln
Definition: PixelFEDCard.h:121
dqmiolumiharvest.j
j
Definition: dqmiolumiharvest.py:66
pos::PixelFEDCard::FIFO2Limit
int FIFO2Limit
Definition: PixelFEDCard.h:152
pos::PixelFEDCard::opt_ouadj
int opt_ouadj[3]
Definition: PixelFEDCard.h:66
pos::PixelFEDCard::fedNumber
unsigned long fedNumber
Definition: PixelFEDCard.h:146
pos::PixelFEDCard::Ccntrl_original
int Ccntrl_original
Definition: PixelFEDCard.h:142
pos::PixelFEDCard::TBM_L2
int TBM_L2[36]
Definition: PixelFEDCard.h:83
BeamSplash_cfg.version
version
Definition: BeamSplash_cfg.py:45
pos::PixelFEDCard::offs_dac
int offs_dac[36]
Definition: PixelFEDCard.h:69
pos::PixelFEDCard::SCcntrl_original
unsigned int SCcntrl_original
Definition: PixelFEDCard.h:93
TauDecayModes.dec
dec
Definition: TauDecayModes.py:143
pos::PixelFEDCard::Ncntrl_original
unsigned int Ncntrl_original
Definition: PixelFEDCard.h:93
pos::PixelFEDCard::ROC_L0
int ROC_L0[36][26]
Definition: PixelFEDCard.h:86
pos::PixelFEDCard::CoarseDel
int CoarseDel
Definition: PixelFEDCard.h:105
pos::PixelFEDCard::NCadcg
unsigned int NCadcg
Definition: PixelFEDCard.h:118
DeadROC_duringRun.dir
dir
Definition: DeadROC_duringRun.py:23
pos::PixelFEDCard::SCcntrl
unsigned int SCcntrl
Definition: PixelFEDCard.h:89
pos::PixelFEDCard::NC_testreg
int NC_testreg
Definition: PixelFEDCard.h:136
pos::PixelFEDCard::opt_inadj
int opt_inadj[3]
Definition: PixelFEDCard.h:65
pos::PixelFEDCard::BlackLo
int BlackLo[36]
Definition: PixelFEDCard.h:79
Generated for CMSSW Reference Manual by doxygen 1.8.16