FastFedCablingHistosUsingDb Class Reference

#include <FastFedCablingHistosUsingDb.h>

Inheritance diagram for FastFedCablingHistosUsingDb:

Public Member Functions
void	addDcuDetIds () override
	FastFedCablingHistosUsingDb (const edm::ParameterSet &pset, DQMStore *, SiStripConfigDb *const, edm::ESGetToken< TrackerTopology, TrackerTopologyRcd > tTopoToken)
void	uploadConfigurations () override
	~FastFedCablingHistosUsingDb () override
Public Member Functions inherited from CommissioningHistosUsingDb
	CommissioningHistosUsingDb (SiStripConfigDb *const, edm::ESGetToken< TrackerTopology, TrackerTopologyRcd > tTopoToken, sistrip::RunType=sistrip::UNDEFINED_RUN_TYPE)
void	configure (const edm::ParameterSet &, const edm::EventSetup &) override
bool	doUploadAnal () const
void	doUploadAnal (bool)
bool	doUploadConf () const
void	doUploadConf (bool)
void	uploadToConfigDb ()
	~CommissioningHistosUsingDb () override
Public Member Functions inherited from CommissioningHistograms
	CommissioningHistograms (const edm::ParameterSet &pset, DQMStore *const, const sistrip::RunType &)
	CommissioningHistograms ()
void	createCollations (const std::vector< std::string > &)
virtual void	createSummaryHisto (const sistrip::Monitorable &, const sistrip::Presentation &, const std::string &top_level_dir, const sistrip::Granularity &)
void	extractHistograms (const std::vector< std::string > &)
void	remove (std::string pattern="")
void	save (std::string &filename, uint32_t run_number=0, std::string partitionName="")
virtual	~CommissioningHistograms ()
Public Member Functions inherited from FastFedCablingHistograms
	FastFedCablingHistograms (const edm::ParameterSet &pset, DQMStore *)
void	histoAnalysis (bool debug) override
void	printAnalyses () override
void	printSummary () override
	~FastFedCablingHistograms () override

Private Member Functions
void	connections (SiStripConfigDb::DeviceDescriptionsRange, SiStripConfigDb::DcuDetIdsRange)
void	create (SiStripConfigDb::AnalysisDescriptionsV &, Analysis) override
void	update (SiStripConfigDb::FedConnectionsV &, SiStripConfigDb::FedDescriptionsRange, SiStripConfigDb::DeviceDescriptionsRange, SiStripConfigDb::DcuDetIdsRange)
void	update (SiStripConfigDb::FedDescriptionsRange)

Additional Inherited Members
Public Types inherited from CommissioningHistograms
typedef std::map< uint32_t, CommissioningAnalysis * >	Analyses
typedef Analyses::iterator	Analysis
typedef dqm::harvesting::DQMStore	DQMStore
typedef SummaryPlotFactory< CommissioningAnalysis * >	Factory
typedef std::map< uint32_t, uint32_t >	FedToFecMap
typedef std::vector< Histo * >	Histos
typedef std::map< uint32_t, Histos >	HistosMap
typedef dqm::harvesting::MonitorElement	MonitorElement
Static Public Member Functions inherited from CommissioningHistograms
static void	copyCustomInformation (DQMStore *const, const std::vector< std::string > &)
static uint32_t	runNumber (DQMStore *const, const std::vector< std::string > &)
static sistrip::RunType	runType (DQMStore *const, const std::vector< std::string > &)
Protected Member Functions inherited from CommissioningHistosUsingDb
void	buildDetInfo ()
SiStripFedCabling *const	cabling () const
virtual void	createAnalyses (SiStripConfigDb::AnalysisDescriptionsV &)
SiStripConfigDb *const	db () const
std::pair< std::string, DetInfo >	detInfo (const SiStripFecKey &)
bool	deviceIsPresent (const SiStripFecKey &)
void	uploadAnalyses ()
Protected Member Functions inherited from CommissioningHistograms
DQMStore *const	bei () const
void	clearHistosMap ()
Analyses &	data (bool getMaskedData=false)
Factory *const	factory ()
TH1 *	histogram (const sistrip::Monitorable &, const sistrip::Presentation &, const sistrip::View &, const std::string &directory, const uint32_t &xbins, const float &xlow=1. *sistrip::invalid_, const float &xhigh=1. *sistrip::invalid_)
const HistosMap &	histos () const
const FedToFecMap &	mapping () const
void	printHistosMap ()
const edm::ParameterSet &	pset () const
const sistrip::RunType &	task () const
Protected Attributes inherited from CommissioningHistograms
std::unique_ptr< Factory >	factory_

Detailed Description

Definition at line 8 of file FastFedCablingHistosUsingDb.h.

Constructor & Destructor Documentation

FastFedCablingHistosUsingDb()

FastFedCablingHistosUsingDb::FastFedCablingHistosUsingDb	(	const edm::ParameterSet &	pset,
		DQMStore *	bei,
		SiStripConfigDb * const	db,
		edm::ESGetToken< TrackerTopology, TrackerTopologyRcd >	tTopoToken
	)

Definition at line 13 of file FastFedCablingHistosUsingDb.cc.

References LogTrace, and sistrip::mlDqmClient_.

    : CommissioningHistograms(
          pset.getParameter<edm::ParameterSet>("FastFedCablingParameters"), bei, sistrip::FAST_CABLING),
      CommissioningHistosUsingDb(db, tTopoToken, sistrip::FAST_CABLING),
      FastFedCablingHistograms(pset.getParameter<edm::ParameterSet>("FastFedCablingParameters"), bei) {
  LogTrace(mlDqmClient_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
                         << " Constructing object...";
}

~FastFedCablingHistosUsingDb()

FastFedCablingHistosUsingDb::~FastFedCablingHistosUsingDb ( )

override

Definition at line 27 of file FastFedCablingHistosUsingDb.cc.

References LogTrace, and sistrip::mlDqmClient_.

                                                          {
  LogTrace(mlDqmClient_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
                         << " Destructing object...";
}

Member Function Documentation

addDcuDetIds()

void FastFedCablingHistosUsingDb::addDcuDetIds ( )

overridevirtual

Reimplemented from CommissioningHistosUsingDb.

Definition at line 274 of file FastFedCablingHistosUsingDb.cc.

References generateTowerEtThresholdLUT::addr, conversion_template_cfg::anal, CommissioningHistosUsingDb::cabling(), CommissioningHistograms::data(), CommissioningHistosUsingDb::db(), SiStripConfigDb::deviceAddress(), SiStripConfigDb::findDcuDetId(), newFWLiteAna::found, SiStripConfigDb::getDcuDetIds(), SiStripConfigDb::getDeviceDescriptions(), crabWrapper::key, sistrip::mlCabling_, and sistrip::mlDqmClient_.

                                               {
  if (!cabling()) {
    edm::LogError(mlDqmClient_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
                                << " NULL pointer to SiStripFedCabling object!";
    return;
  }

  // retrieve descriptions for dcu id and det id
  SiStripConfigDb::DeviceDescriptionsRange dcus = db()->getDeviceDescriptions(DCU);
  SiStripConfigDb::DcuDetIdsRange detids = db()->getDcuDetIds();

  if (dcus.empty()) {
    edm::LogError(mlCabling_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
                              << " No DCU descriptions found!";
    return;
  }

  if (detids.empty()) {
    edm::LogWarning(mlCabling_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
                                << " DCU-DetId map is empty!";
  }

  Analyses::iterator ianal = data().begin();
  Analyses::iterator janal = data().end();
  for (; ianal != janal; ++ianal) {
    // check if analysis is valid (ie, dcu id and lld channel have been identified)
    if (!ianal->second->isValid()) {
      continue;
    }

    // retrieve analysis object
    FastFedCablingAnalysis* anal = dynamic_cast<FastFedCablingAnalysis*>(ianal->second);

    if (!anal) {
      edm::LogError(mlDqmClient_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
                                  << " NULL pointer to FastFedCablingAnalysis object!";
      return;
    }

    // find dcu that matches analysis result
    bool found = false;
    SiStripConfigDb::DeviceDescriptionsV::const_iterator idcu = dcus.begin();
    SiStripConfigDb::DeviceDescriptionsV::const_iterator jdcu = dcus.end();
    while (!found && idcu != jdcu) {
      dcuDescription* dcu = dynamic_cast<dcuDescription*>(*idcu);
      if (dcu) {
        if (dcu->getDcuType() == "FEH") {
          if (dcu->getDcuHardId() == anal->dcuHardId()) {
            found = true;
            anal->dcuId(dcu->getDcuHardId());
            const SiStripConfigDb::DeviceAddress& addr = db()->deviceAddress(*dcu);
            uint32_t fec_key =
                SiStripFecKey(addr.fecCrate_, addr.fecSlot_, addr.fecRing_, addr.ccuAddr_, addr.ccuChan_, anal->lldCh())
                    .key();
            anal->fecKey(fec_key);
            SiStripConfigDb::DcuDetIdsV::const_iterator idet = detids.end();
            idet = SiStripConfigDb::findDcuDetId(detids.begin(), detids.end(), dcu->getDcuHardId());
            if (idet != detids.end()) {
              anal->detId(idet->second->getDetId());
            }
          }
        }
      }
      idcu++;
    }
  }
}

connections()

void FastFedCablingHistosUsingDb::connections ( SiStripConfigDb::DeviceDescriptionsRange  dcus, SiStripConfigDb::DcuDetIdsRange  detids  )

private

Definition at line 402 of file FastFedCablingHistosUsingDb.cc.

References conversion_template_cfg::anal, SiStripConfigDb::DeviceAddress::ccuAddr_, SiStripConfigDb::DeviceAddress::ccuChan_, CommissioningHistograms::data(), CommissioningHistosUsingDb::db(), TauDecayModes::dec, SiStripConfigDb::deviceAddress(), cms::alpakatools::devices(), SiStripConfigDb::DeviceAddress::fecCrate_, SiStripConfigDb::DeviceAddress::fecRing_, SiStripConfigDb::DeviceAddress::fecSlot_, spr::find(), SiStripConfigDb::findDcuDetId(), SiStripConfigDb::getDeviceDescriptions(), SiStripConfigDb::DeviceAddress::i2cAddr_, LogTrace, combine::missing, sistrip::mlCabling_, contentValuesCheck::ss, SiStripFecKey::terse(), and validateGeometry_cfg::valid.

Referenced by uploadConfigurations().

                                                                                    {
  // strings
  std::vector<std::string> valid;
  std::vector<std::string> dirty;
  std::vector<std::string> trimdac;
  std::vector<std::string> missing;
  std::vector<std::string> devices;
  uint32_t missing_pairs = 0;

  // iterate through analyses
  std::vector<uint32_t> found_dcus;
  Analyses::iterator ianal = data().begin();
  Analyses::iterator janal = data().end();
  for (; ianal != janal; ++ianal) {
    // extract fast fed cabling object
    FastFedCablingAnalysis* anal = dynamic_cast<FastFedCablingAnalysis*>(ianal->second);
    if (!anal) {
      continue;
    }

    // construct strings for various categories of connections
    std::stringstream ss;
    SiStripFedKey(anal->fedKey()).terse(ss);
    ss << " ";
    SiStripFecKey(anal->fecKey()).terse(ss);
    ss << " ";
    ss << "DcuId= " << std::hex << std::setw(8) << std::setfill('0') << anal->dcuId() << std::dec << " ";
    ss << "DetId= " << std::hex << std::setw(8) << std::setfill('0') << anal->detId() << std::dec;
    if (anal->isValid() && !(anal->isDirty()) && !(anal->badTrimDac())) {
      valid.push_back(ss.str());
    }
    if (anal->isDirty()) {
      dirty.push_back(ss.str());
    }
    if (anal->badTrimDac()) {
      trimdac.push_back(ss.str());
    }

    // record "found" dcus
    found_dcus.push_back(anal->dcuHardId());
  }

  // iterate through dcu devices
  SiStripConfigDb::DeviceDescriptionsV::const_iterator idcu = dcus.begin();
  SiStripConfigDb::DeviceDescriptionsV::const_iterator jdcu = dcus.end();
  for (; idcu != jdcu; ++idcu) {
    // extract dcu description
    dcuDescription* dcu = dynamic_cast<dcuDescription*>(*idcu);
    if (!dcu) {
      continue;
    }
    if (dcu->getDcuType() != "FEH") {
      continue;
    }
    SiStripConfigDb::DeviceAddress dcu_addr = db()->deviceAddress(*dcu);

    // continue if dcu has been "found"
    std::vector<uint32_t>::const_iterator iter = find(found_dcus.begin(), found_dcus.end(), dcu->getDcuHardId());
    if (iter != found_dcus.end()) {
      continue;
    }

    // find detid for "missing" dcu
    SiStripConfigDb::DcuDetIdsV::const_iterator idet = detids.end();
    idet = SiStripConfigDb::findDcuDetId(detids.begin(), detids.end(), dcu->getDcuHardId());
    if (idet == detids.end()) {
      continue;
    }
    if (!idet->second) {
      continue;
    }

    // retrieve number of apv pairs
    uint16_t npairs = idet->second->getApvNumber() / 2;

    // retrieve apvs for given dcu
    vector<bool> addrs;
    addrs.resize(6, false);
    SiStripConfigDb::DeviceDescriptionsRange apvs = db()->getDeviceDescriptions(APV25);
    SiStripConfigDb::DeviceDescriptionsV::const_iterator iapv = apvs.begin();
    SiStripConfigDb::DeviceDescriptionsV::const_iterator japv = apvs.end();
    for (; iapv != japv; ++iapv) {
      apvDescription* apv = dynamic_cast<apvDescription*>(*iapv);
      if (!apv) {
        continue;
      }
      SiStripConfigDb::DeviceAddress apv_addr = db()->deviceAddress(*apv);
      if (apv_addr.fecCrate_ == dcu_addr.fecCrate_ && apv_addr.fecSlot_ == dcu_addr.fecSlot_ &&
          apv_addr.fecRing_ == dcu_addr.fecRing_ && apv_addr.ccuAddr_ == dcu_addr.ccuAddr_ &&
          apv_addr.ccuChan_ == dcu_addr.ccuChan_) {
        uint16_t pos = apv_addr.i2cAddr_ - 32;
        if (pos < 6) {
          addrs[pos] = true;
        }
      }
    }

    // construct strings for missing fibres
    uint16_t pairs = 0;
    if (addrs[0] || addrs[1]) {
      pairs++;
      std::stringstream ss;
      SiStripFecKey(dcu_addr.fecCrate_, dcu_addr.fecSlot_, dcu_addr.fecRing_, dcu_addr.ccuAddr_, dcu_addr.ccuChan_, 1)
          .terse(ss);
      ss << " DcuId=" << std::hex << std::setw(8) << std::setfill('0') << dcu->getDcuHardId() << std::dec;
      ss << " DetId=" << std::hex << std::setw(8) << std::setfill('0') << idet->first << std::dec;
      missing.push_back(ss.str());
    }
    if (addrs[2] || addrs[3]) {
      pairs++;
      std::stringstream ss;
      SiStripFecKey(dcu_addr.fecCrate_, dcu_addr.fecSlot_, dcu_addr.fecRing_, dcu_addr.ccuAddr_, dcu_addr.ccuChan_, 2)
          .terse(ss);
      ss << " DcuId=" << std::hex << std::setw(8) << std::setfill('0') << dcu->getDcuHardId() << std::dec;
      ss << " DetId=" << std::hex << std::setw(8) << std::setfill('0') << idet->first << std::dec;
      missing.push_back(ss.str());
    }
    if (addrs[4] || addrs[5]) {
      pairs++;
      std::stringstream ss;
      SiStripFecKey(dcu_addr.fecCrate_, dcu_addr.fecSlot_, dcu_addr.fecRing_, dcu_addr.ccuAddr_, dcu_addr.ccuChan_, 3)
          .terse(ss);
      ss << " DcuId=" << std::hex << std::setw(8) << std::setfill('0') << dcu->getDcuHardId() << std::dec;
      ss << " DetId=" << std::hex << std::setw(8) << std::setfill('0') << idet->first << std::dec;
      missing.push_back(ss.str());
    }

    if (pairs != npairs) {
      missing_pairs = npairs - pairs;

      if (!addrs[0]) {
        std::stringstream ss;
        SiStripFecKey(
            dcu_addr.fecCrate_, dcu_addr.fecSlot_, dcu_addr.fecRing_, dcu_addr.ccuAddr_, dcu_addr.ccuChan_, 1, 32)
            .terse(ss);
        ss << " DcuId=" << std::hex << std::setw(8) << std::setfill('0') << dcu->getDcuHardId() << std::dec;
        ss << " DetId=" << std::hex << std::setw(8) << std::setfill('0') << idet->first << std::dec;
        devices.push_back(ss.str());
      }

      if (!addrs[1]) {
        std::stringstream ss;
        SiStripFecKey(
            dcu_addr.fecCrate_, dcu_addr.fecSlot_, dcu_addr.fecRing_, dcu_addr.ccuAddr_, dcu_addr.ccuChan_, 1, 33)
            .terse(ss);
        ss << " DcuId=" << std::hex << std::setw(8) << std::setfill('0') << dcu->getDcuHardId() << std::dec;
        ss << " DetId=" << std::hex << std::setw(8) << std::setfill('0') << idet->first << std::dec;
        devices.push_back(ss.str());
      }

      if (!addrs[2] && npairs == 3) {
        std::stringstream ss;
        SiStripFecKey(
            dcu_addr.fecCrate_, dcu_addr.fecSlot_, dcu_addr.fecRing_, dcu_addr.ccuAddr_, dcu_addr.ccuChan_, 2, 34)
            .terse(ss);
        ss << " DcuId=" << std::hex << std::setw(8) << std::setfill('0') << dcu->getDcuHardId() << std::dec;
        ss << " DetId=" << std::hex << std::setw(8) << std::setfill('0') << idet->first << std::dec;
        devices.push_back(ss.str());
      }

      if (!addrs[3] && npairs == 3) {
        std::stringstream ss;
        SiStripFecKey(
            dcu_addr.fecCrate_, dcu_addr.fecSlot_, dcu_addr.fecRing_, dcu_addr.ccuAddr_, dcu_addr.ccuChan_, 2, 35)
            .terse(ss);
        ss << " DcuId=" << std::hex << std::setw(8) << std::setfill('0') << dcu->getDcuHardId() << std::dec;
        ss << " DetId=" << std::hex << std::setw(8) << std::setfill('0') << idet->first << std::dec;
        devices.push_back(ss.str());
      }

      if (!addrs[4]) {
        std::stringstream ss;
        SiStripFecKey(
            dcu_addr.fecCrate_, dcu_addr.fecSlot_, dcu_addr.fecRing_, dcu_addr.ccuAddr_, dcu_addr.ccuChan_, 3, 36)
            .terse(ss);
        ss << " DcuId=" << std::hex << std::setw(8) << std::setfill('0') << dcu->getDcuHardId() << std::dec;
        ss << " DetId=" << std::hex << std::setw(8) << std::setfill('0') << idet->first << std::dec;
        devices.push_back(ss.str());
      }

      if (!addrs[5]) {
        std::stringstream ss;
        SiStripFecKey(
            dcu_addr.fecCrate_, dcu_addr.fecSlot_, dcu_addr.fecRing_, dcu_addr.ccuAddr_, dcu_addr.ccuChan_, 3, 37)
            .terse(ss);
        ss << " DcuId=" << std::hex << std::setw(8) << std::setfill('0') << dcu->getDcuHardId() << std::dec;
        ss << " DetId=" << std::hex << std::setw(8) << std::setfill('0') << idet->first << std::dec;
        devices.push_back(ss.str());
      }
    }
  }

  // summary
  {
    std::stringstream ss;
    ss << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
       << " Summary of connections: " << std::endl
       << " \"Good\" connections     : " << valid.size() << std::endl
       << " \"Dirty\" connections    : " << dirty.size() << std::endl
       << " \"Bad\" TrimDAQ settings : " << trimdac.size() << std::endl
       << " (\"Missing\" connections : " << missing.size() << ")" << std::endl
       << " (\"Missing\" APV pairs   : " << missing_pairs << ")" << std::endl
       << " (\"Missing\" APVs        : " << devices.size() << ")" << std::endl;
    edm::LogVerbatim(mlCabling_) << ss.str();
  }

  // good connections
  if (!valid.empty()) {
    std::stringstream ss;
    ss << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
       << " List of \"good\" connections: " << std::endl;
    std::vector<std::string>::const_iterator istr = valid.begin();
    std::vector<std::string>::const_iterator jstr = valid.end();
    for (; istr != jstr; ++istr) {
      ss << *istr << std::endl;
    }
    LogTrace(mlCabling_) << ss.str();
  }

  // dirty connections
  if (!dirty.empty()) {
    std::stringstream ss;
    ss << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
       << " List of \"dirty\" connections: " << std::endl;
    std::vector<std::string>::const_iterator istr = dirty.begin();
    std::vector<std::string>::const_iterator jstr = dirty.end();
    for (; istr != jstr; ++istr) {
      ss << *istr << std::endl;
    }
    edm::LogWarning(mlCabling_) << ss.str();
  }

  // TrimDAC connections
  if (!trimdac.empty()) {
    std::stringstream ss;
    ss << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
       << " List of \"bad\" TrimDAC settings: " << std::endl;
    std::vector<std::string>::const_iterator istr = trimdac.begin();
    std::vector<std::string>::const_iterator jstr = trimdac.end();
    for (; istr != jstr; ++istr) {
      ss << *istr << std::endl;
    }
    edm::LogWarning(mlCabling_) << ss.str();
  }

  // missing connections
  if (!missing.empty()) {
    std::stringstream ss;
    ss << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
       << " List of \"missing\" connections: " << std::endl;
    std::vector<std::string>::const_iterator istr = missing.begin();
    std::vector<std::string>::const_iterator jstr = missing.end();
    for (; istr != jstr; ++istr) {
      ss << *istr << std::endl;
    }
    edm::LogError(mlCabling_) << ss.str();
  }

  // missing devices
  if (!devices.empty()) {
    std::stringstream ss;
    ss << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
       << " List of \"missing\" APVs: " << std::endl;
    std::vector<std::string>::const_iterator istr = devices.begin();
    std::vector<std::string>::const_iterator jstr = devices.end();
    for (; istr != jstr; ++istr) {
      ss << *istr << std::endl;
    }
    edm::LogError(mlCabling_) << ss.str();
  }
}

create()

void FastFedCablingHistosUsingDb::create ( SiStripConfigDb::AnalysisDescriptionsV &  desc, Analysis  analysis  )

overrideprivatevirtual

Reimplemented from CommissioningHistosUsingDb.

Definition at line 344 of file FastFedCablingHistosUsingDb.cc.

References conversion_template_cfg::anal, CommissioningHistosUsingDb::db(), SiStripConfigDb::dbParams(), submitPVResolutionJobs::desc, FastFedCablingAnalysis::dirtyThreshold_, SiStripFecKey::i2cAddr(), sistrip::invalid32_, SiStripDbParams::partitions(), FastFedCablingAnalysis::threshold_, and createJobs::tmp.

                                                                                                      {
  FastFedCablingAnalysis* anal = dynamic_cast<FastFedCablingAnalysis*>(analysis->second);
  if (!anal) {
    return;
  }

  if (!anal->isValid() || anal->dcuId() == sistrip::invalid32_) {
    return;
  }  //@@ only store valid descriptions!

  SiStripFecKey fec_key(anal->fecKey());
  SiStripFedKey fed_key(anal->fedKey());

  for (uint16_t iapv = 0; iapv < 2; ++iapv) {
    // Create description
    FastFedCablingAnalysisDescription* tmp;
    tmp = new FastFedCablingAnalysisDescription(anal->highLevel(),
                                                anal->highRms(),
                                                anal->lowLevel(),
                                                anal->lowRms(),
                                                anal->max(),
                                                anal->min(),
                                                anal->dcuId(),
                                                anal->lldCh(),
                                                anal->isDirty(),
                                                FastFedCablingAnalysis::threshold_,
                                                FastFedCablingAnalysis::dirtyThreshold_,
                                                fec_key.fecCrate(),
                                                fec_key.fecSlot(),
                                                fec_key.fecRing(),
                                                fec_key.ccuAddr(),
                                                fec_key.ccuChan(),
                                                SiStripFecKey::i2cAddr(fec_key.lldChan(), !iapv),
                                                db()->dbParams().partitions().begin()->second.partitionName(),
                                                db()->dbParams().partitions().begin()->second.runNumber(),
                                                anal->isValid(),
                                                "",
                                                fed_key.fedId(),
                                                fed_key.feUnit(),
                                                fed_key.feChan(),
                                                fed_key.fedApv());

    // Add comments
    typedef std::vector<std::string> Strings;
    Strings errors = anal->getErrorCodes();
    Strings::const_iterator istr = errors.begin();
    Strings::const_iterator jstr = errors.end();
    for (; istr != jstr; ++istr) {
      tmp->addComments(*istr);
    }

    // Store description
    desc.push_back(tmp);
  }
}

update() [1/2]

void FastFedCablingHistosUsingDb::update ( SiStripConfigDb::FedConnectionsV &  conns, SiStripConfigDb::FedDescriptionsRange  feds, SiStripConfigDb::DeviceDescriptionsRange  dcus, SiStripConfigDb::DcuDetIdsRange  detids  )

private

Definition at line 92 of file FastFedCablingHistosUsingDb.cc.

References conversion_template_cfg::anal, getInfo::conn, CommissioningHistograms::data(), l1tstage2emulator_dqm_sourceclient-live_cfg::feds, newFWLiteAna::found, SiStripFecKey::i2cAddr(), sistrip::invalid32_, and sistrip::mlDqmClient_.

Referenced by progressbar.ProgressBar::__next__(), MatrixUtil.Matrix::__setitem__(), MatrixUtil.Steps::__setitem__(), dqm-mbProfile.Profile::finish(), progressbar.ProgressBar::finish(), MatrixUtil.Steps::overwrite(), and uploadConfigurations().

                                                                               {
  // Update FED-FEC mapping in base class, based on analysis results
  Analyses::iterator ianal = data().begin();
  Analyses::iterator janal = data().end();
  for (; ianal != janal; ++ianal) {
    FastFedCablingAnalysis* anal = dynamic_cast<FastFedCablingAnalysis*>(ianal->second);
    if (!anal) {
      edm::LogError(mlDqmClient_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
                                  << " NULL pointer to analysis object!";
      continue;
    }

    if (!anal->isValid() || anal->dcuId() == sistrip::invalid32_) {
      continue;
    }

    SiStripFecKey fec_key(anal->fecKey());
    SiStripFedKey fed_key(anal->fedKey());

    ConnectionDescription* conn = new ConnectionDescription();
    conn->setFedId(fed_key.fedId());
    conn->setFedChannel(fed_key.fedChannel());
    conn->setFecHardwareId("");  //@@
    conn->setFecCrateId(fec_key.fecCrate());
    conn->setFecSlot(fec_key.fecSlot());
    conn->setRingSlot(fec_key.fecRing());
    conn->setCcuAddress(fec_key.ccuAddr());
    conn->setI2cChannel(fec_key.ccuChan());
    conn->setApvAddress(SiStripFecKey::i2cAddr(anal->lldCh(), true));
    conn->setDcuHardId(anal->dcuHardId());

    // Retrieve FED crate and slot numbers
    bool found = false;
    SiStripConfigDb::FedDescriptionsV::const_iterator ifed = feds.begin();
    while (ifed != feds.end() && !found) {
      if (*ifed) {
        uint16_t fed_id = static_cast<uint16_t>((*ifed)->getFedId());
        if (fed_key.fedId() == fed_id) {
          conn->setFedCrateId(static_cast<uint16_t>((*ifed)->getCrateNumber()));
          conn->setFedSlot(static_cast<uint16_t>((*ifed)->getSlotNumber()));
          found = true;
        }
      } else {
        edm::LogError(mlDqmClient_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
                                    << " NULL pointer to Fed9UDescription object!";
        continue;
      }
      ++ifed;
    }
    if (!found) {
      edm::LogError(mlDqmClient_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
                                  << " Could not find FED id " << fed_key.fedId() << " in vector of FED descriptions!"
                                  << " Unable to set FED crate and slot for this FED!";
    }

    conns.push_back(conn);
  }

  if (false) {
    SiStripConfigDb::FedConnectionsV::iterator ifed = conns.begin();
    for (; ifed != conns.end(); ifed++) {
      (*ifed)->display();
    }
  }
}

update() [2/2]

void FastFedCablingHistosUsingDb::update ( SiStripConfigDb::FedDescriptionsRange  feds )

private

Definition at line 163 of file FastFedCablingHistosUsingDb.cc.

References generateTowerEtThresholdLUT::addr, conversion_template_cfg::anal, officialStyle::chan, CommissioningHistograms::data(), MillePedeFileConverter_cfg::e, cms::soa::RestrictQualify::enabled, mps_fire::end, SiStripFedKey::feChan(), sistrip::FEDCH_PER_FED, l1tstage2emulator_dqm_sourceclient-live_cfg::feds, SiStripFedKey::feUnit(), first, crabWrapper::key, SiStripKey::key(), dqmdumpme::last, LogTrace, sistrip::mlDqmClient_, and contentValuesCheck::ss.

Referenced by progressbar.ProgressBar::__next__(), MatrixUtil.Matrix::__setitem__(), MatrixUtil.Steps::__setitem__(), dqm-mbProfile.Profile::finish(), progressbar.ProgressBar::finish(), and MatrixUtil.Steps::overwrite().

                                                                                 {
  // Iterate through feds and disable all channels
  SiStripConfigDb::FedDescriptionsV::const_iterator ifed = feds.begin();
  SiStripConfigDb::FedDescriptionsV::const_iterator jfed = feds.end();
  try {
    for (; ifed != jfed; ++ifed) {
      for (uint16_t ichan = 0; ichan < sistrip::FEDCH_PER_FED; ichan++) {
        Fed9U::Fed9UAddress addr(ichan);
        Fed9U::Fed9UAddress addr0(ichan, static_cast<Fed9U::u8>(0));
        Fed9U::Fed9UAddress addr1(ichan, static_cast<Fed9U::u8>(1));
        (*ifed)->setFedFeUnitDisable(addr, true);
        (*ifed)->setApvDisable(addr0, true);
        (*ifed)->setApvDisable(addr1, true);
      }
    }
  } catch (ICUtils::ICException& e) {
    edm::LogWarning(mlDqmClient_) << e.what();
  }

  // Counters for number of connected / enabled channels
  uint16_t connected = 0;
  std::map<uint16_t, std::vector<uint16_t> > enabled;

  // Iterate through feds and enable connected channels
  for (ifed = feds.begin(); ifed != feds.end(); ifed++) {
    for (uint16_t ichan = 0; ichan < sistrip::FEDCH_PER_FED; ichan++) {
      // Retrieve FEC key from FED-FEC map
      SiStripFedKey fed(
          static_cast<uint16_t>((*ifed)->getFedId()), SiStripFedKey::feUnit(ichan), SiStripFedKey::feChan(ichan));
      uint32_t fed_key = fed.key();

      // Retrieve analysis for given FED id and channel
      Analyses::const_iterator iter = data().find(fed_key);
      if (iter == data().end()) {
        continue;
      }

      if (!iter->second->isValid()) {
        continue;
      }

      FastFedCablingAnalysis* anal = dynamic_cast<FastFedCablingAnalysis*>(iter->second);
      if (!anal) {
        edm::LogError(mlDqmClient_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
                                    << " NULL pointer to OptoScanAnalysis object!";
        continue;
      }

      // Retrieve FED id and channel
      SiStripFedKey key(anal->fedKey());
      uint16_t fed_id = key.fedId();
      uint16_t fed_ch = key.fedChannel();

      // Enable front-end unit and channel
      Fed9U::Fed9UAddress addr(fed_ch);
      Fed9U::Fed9UAddress addr0(fed_ch, static_cast<Fed9U::u8>(0));
      Fed9U::Fed9UAddress addr1(fed_ch, static_cast<Fed9U::u8>(1));
      (*ifed)->setFedFeUnitDisable(addr, false);
      (*ifed)->setApvDisable(addr0, false);
      (*ifed)->setApvDisable(addr1, false);
      connected++;
      enabled[fed_id].push_back(fed_ch);
    }
  }

  // Some debug
  std::stringstream sss;
  if (!feds.empty()) {
    sss << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
        << " Enabled a total of " << connected << " FED channels and disabled " << feds.size() * 96 - connected
        << " FED channels (" << 100 * connected / (feds.size() * 96) << "% of total)";
    edm::LogVerbatim(mlDqmClient_) << sss.str();
  } else {
    sss << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
        << " Found no FEDs! (and therefore no connected channels)";
    edm::LogWarning(mlDqmClient_) << sss.str();
  }

  // Some debug
  std::stringstream ss;
  ss << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
     << " Dump of enabled FED channels:" << std::endl;
  std::map<uint16_t, std::vector<uint16_t> >::const_iterator fed = enabled.begin();
  for (; fed != enabled.end(); fed++) {
    ss << " Enabled " << fed->second.size() << " channels for FED id " << std::setw(3) << fed->first << ": ";
    if (!fed->second.empty()) {
      uint16_t first = fed->second.front();
      uint16_t last = fed->second.front();
      std::vector<uint16_t>::const_iterator chan = fed->second.begin();
      for (; chan != fed->second.end(); chan++) {
        if (chan != fed->second.begin()) {
          if (*chan != last + 1) {
            ss << std::setw(2) << first << "->" << std::setw(2) << last << ", ";
            if (chan != fed->second.end()) {
              first = *(chan + 1);
            }
          }
        }
        last = *chan;
      }
      if (first != last) {
        ss << std::setw(2) << first << "->" << std::setw(2) << last;
      }
      ss << std::endl;
    }
  }
  LogTrace(mlDqmClient_) << ss.str();
}

uploadConfigurations()

void FastFedCablingHistosUsingDb::uploadConfigurations ( )

overridevirtual

Reimplemented from CommissioningHistosUsingDb.

Definition at line 34 of file FastFedCablingHistosUsingDb.cc.

References SiStripConfigDb::addFedConnections(), SiStripConfigDb::clearFedConnections(), connections(), CommissioningHistosUsingDb::db(), SiStripConfigDb::dbParams(), CommissioningHistosUsingDb::doUploadConf(), l1tstage2emulator_dqm_sourceclient-live_cfg::feds, SiStripConfigDb::getDcuDetIds(), SiStripConfigDb::getDeviceDescriptions(), SiStripConfigDb::getFedDescriptions(), LogTrace, sistrip::mlDqmClient_, SiStripDbParams::partitions(), update(), SiStripConfigDb::uploadFedConnections(), and SiStripConfigDb::uploadFedDescriptions().

                                                       {
  LogTrace(mlDqmClient_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]";

  if (!db()) {
    edm::LogError(mlDqmClient_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
                                << " NULL pointer to SiStripConfigDb interface!"
                                << " Aborting upload...";
    return;
  }

  SiStripDbParams::SiStripPartitions::const_iterator ip = db()->dbParams().partitions().begin();
  SiStripDbParams::SiStripPartitions::const_iterator jp = db()->dbParams().partitions().end();
  for (; ip != jp; ++ip) {
    // Retrieve descriptions
    db()->clearFedConnections();
    SiStripConfigDb::FedDescriptionsRange feds = db()->getFedDescriptions(ip->second.partitionName());
    SiStripConfigDb::DeviceDescriptionsRange dcus = db()->getDeviceDescriptions(DCU, ip->second.partitionName());
    SiStripConfigDb::DcuDetIdsRange detids = db()->getDcuDetIds(ip->second.partitionName());

    // Update FED connection descriptions
    SiStripConfigDb::FedConnectionsV conns;
    update(conns, feds, dcus, detids);

    if (doUploadConf()) {
      edm::LogVerbatim(mlDqmClient_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
                                     << " Uploading FED connections for partition \"" << ip->second.partitionName()
                                     << "\" to DB...";
      db()->clearFedConnections(ip->second.partitionName());
      db()->addFedConnections(ip->second.partitionName(), conns);
      db()->uploadFedConnections(ip->second.partitionName());
      edm::LogVerbatim(mlDqmClient_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
                                     << " Completed database upload of " << conns.size() << " ConnectionDescriptions!";
    } else {
      edm::LogWarning(mlDqmClient_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
                                    << " TEST only! No FED connections will be uploaded to DB...";
    }

    // Update FED descriptions with enabled/disabled channels
    update(feds);
    if (doUploadConf()) {
      edm::LogVerbatim(mlDqmClient_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
                                     << " Uploading FED descriptions to DB...";
      db()->uploadFedDescriptions(ip->second.partitionName());
      edm::LogVerbatim(mlDqmClient_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
                                     << " Completed database upload of " << feds.size()
                                     << " Fed9UDescriptions (with connected channels enabled)!";
    } else {
      edm::LogWarning(mlDqmClient_) << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
                                    << " TEST only! No FED descriptions will be uploaded to DB...";
    }

    // Some debug on good / dirty / missing connections
    connections(dcus, detids);
  }
}